...
...
Partners

Aldec Design and Verification Blog

Trending Articles
Save hours of Place & Route time… in seconds
Vivado Incremental Compile for faster Emulation Setup

Place & Route implementation can sometimes feel like it takes forever. Consider some of these common scenarios:   ● After working overtime to create an emulation build for all emulation users, your manager brings you some...

Like(0) Comments (0) Read more
Are Metastability Monsters Lurking Beneath the Surface?
Taming Clock Domain Crossing Issues with ALINT-PRO-CDC™

Every engineer and technician is aware of Murphy’s Law: “Anything that can go wrong will go wrong”. The law appears when your elegantly-sculpted hardware and artfully-styled software code bang up against the real world...

Like(1) Comments (0) Read more
Xilinx Tcl Store Integrates Aldec Simulators with Vivado IDE
App now integrates Active-HDL & Riviera-PRO

Taking a cue from the open-source community, Xilinx has launched a Tcl Store that aggregates Tcl scripts contributed by the greater development community to expand the capabilities of the Vivado® Integrated Design Environment....

Like(2) Comments (0) Read more
What inspired you to become an engineer?
National Engineering Week is February 22-28

This week, February 22-28, we celebrate National Engineers Week in the US to recognize the contributions to society that engineers make. During this time, there is added emphasis in schools on the importance of learning...

Like(0) Comments (3) Read more
It’s Here! ALINT-PRO-CDC™ for CDC Verification
Aldec’s new solution for complex multi-clock designs

I am happy to announce, that today Aldec has released ALINT-PRO-CDC™ 2015.01. This solution enables verification of clock domain crossings and handling of metastability issues in complex, modern multi-clock designs....

Like(1) Comments (0) Read more
Transitioning to Advanced Verification Techniques for FPGAs – Catch-22?
A Guest Blog by TVS Founder and CEO, Dr. Mike Bartley

Many FPGA designers find themselves in a catch-22: they recognise that their designs are becoming too complex for their current verification strategies BUT adopting advanced verification techniques (such as the Universal Verification Methodology – UVM) is...

Like(1) Comments (0) Read more
Webinars, YouTube, Articles... What’s your preference?
Useful resources to help you get ahead

“USEFUL” is a word you’ll hear a lot over here at Aldec. It’s the number one way we rank our success when developing a new product or feature. “How USEFUL is it?” is the most common phrase we challenge one another...

Like(1) Comments (0) Read more
Scaling the “Internet of Things”
With Aldec HES-DVM™

Happy New Year! January brought an unseasonably warm wave of weather to Las Vegas as International CES converged on the city this month. The size and scope of this worldwide consumer electronics tradeshow...

Like(1) Comments (0) Read more
Last call from Engineer Santa. Survey & daily drawings end Dec 12.
12 Days of Useful Gifts

Well folks, last call from Engineer Santa. Aldec’s #12DaysofUsefulGifts giveaway will end this Friday, December 12 at 12pm midnight Pacific Standard Time....

Like(0) Comments (0) Read more
Spec-TRACER now directly integrated with IBM DOORS
You asked. We implemented.

In response to user feedback, Aldec has developed a direct integration between IBM® Rational ® DOORS ® and our requirements management tool, Spec-TRACER™, to enable users to extend the traceability data...

Like(0) Comments (0) Read more