日本語 Sign In | Register

A Proven EDA Solutions Provider makes all the difference.

Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.

FPGA Design

FPGA Vendors Support Simulation and Debugging Project Management Graphical/Text Design Entry Documentation HTML/PDF

Hardware Prototyping

Scalable HES™ Prototyping Platform HES Proto-AXI Host Interface Multi-FPGA Design Partitioning ARM Cortex Support RTAX/RTSX Prototyping

Functional Verification

Metric Driven Verification UVM Transaction Debugging UVM, OVM and VMM OS-VVM™Static Linting CDC and RDC Verification QEMU Co-Sim

Requirements Management

Traceability Team-Based Methodology Change Impact Analysis Documentation and Reporting Requirements Capture Tests Management

Hardware Emulation Solutions

SoC Co-emulation UVM Simulation Acceleration Scalability of Acceleration Verification IP SoC Partitioning Emulation Debugging

High Performance Computing

Computer Vision Encryption & Security Genome Alignment High Frequency Trading Large Scale HPC Embedded HPC

DO-254 Compliance

HDL Coding Standards Tool Assessment and Qualification Process FPGA Level In-Target Testing HDL Detailed Design and Verification DO-254 Templates and Checklists

Specialized Applications

Regression Manager Encryption DSP and RF Co-Simulation

Embedded Solutions

Internet of Things (IoT)Automotive ADAS Networking

Newsroom

Aldec’s “Hardware and Software Co-verification in Hybrid Simulation and Emulation Environment with QEMU” DVCon Europe tutorial to demonstrate how engineers can obtain a holistic view over their SoC design October 22 A View from Above October 15 Visible Benefits October 15 SemiWiki: Enhancing Early Static FSM August 08 Aldec to Present at the 6th China National FPGA Industry Development Forum July 20 View all news

Events

DVCon 2018 Oct 24 - 25 (Industry Event, Munich, Germany) Matlab Expo Japan 2018 Oct 30 (Industry Event, Tokyo, Japan) Supercomputing 2018 Nov 11 - 16 (Industry Event, Dallas, TX) View all events

Recorded Webinars

Verifying Finite State Machines with Aldec Products From Traceability to Reusability for Safety-Critical FPGA Projects Partitioning Design for Custom or In-house Designed Multi-FPGA Board Tool Qualification – DO-254, DO-330, and ISO 26262 Approaches Universal VHDL Verification Methodology (UVVM) – The standardized open source VHDL testbench architecture View all webinars

Quicklinks

Online Support Careers Webinars Product Updates White Papers University Programs Demonstration Videos Search Products Evaluations Search Resources Blog Online Training

Ask Us a Question

Incorrect data entered.

Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.

Internal error occurred. Your question was not submitted. Please contact us using Feedback form.

We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.