日本語 Sign In | Register

A Proven EDA Solutions Provider makes all the difference.

Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.

FPGA Design

FPGA Vendors Support Simulation and Debugging Project Management Graphical/Text Design Entry Documentation HTML/PDF

Hardware Prototyping

Scalable HES™ Prototyping Platform HES Proto-AXI Interconnect Multi-FPGA Design Partitioning ARM Cortex Support RTAX/RTSX Prototyping

Functional Verification

Metric Driven Verification UVM Transaction Debugging UVM, OVM and VMM OS-VVM™Static Linting CDC and RDC Verification QEMU Co-Sim

Requirements Management

Traceability Team-Based Methodology Requirements Capture Change Impact Analysis Documentation and Reporting Tests Management

Hardware Emulation Solutions

SoC Co-emulation UVM Simulation Acceleration Scalability of Acceleration Verification IP SoC Partitioning Emulation Debugging

High Performance Computing

Computer Vision Encryption & Security Genome Alignment High Frequency Trading Large Scale HPC Embedded HPC

DO-254 Compliance

HDL Coding Standards Tool Assessment and Qualification Process FPGA Level In-Target Testing HDL Detailed Design and Verification DO-254 Templates and Checklists

Specialized Applications

Regression Manager Encryption DSP and RF Co-Simulation

FPGA Embedded Solutions

Deep Learning Using Zynq US+ FPGA FPGA-based NVMe Data Storage Internet of Things (IoT)Automotive ADAS Networking Aldec 4K UltraHD Imaging Solutions Python and PYNQ COVID-19 Detection

Newsroom

Productivity Through Methodology: Aldec Adds UVM Generator to Riviera-PRO™ Plus Updates Its OSVVM and UVVM Libraries November 16 New HES Board is Ideal for Prototyping and Emulating Medium to Large ASIC & SoC Designs July 19 New TySOM-M Series Targets Low Power, High Security Applications July 07 Aldec Launches HES-DVM Proto ‘Cloud Edition’ - Giving Engineers Easier Access to FPGA-based ASIC & SoC Prototyping June 02 Riviera-PRO™ Enables VHDL-2019 Users to Unleash the Power of the Language’s New Additions May 18 View all news

Events

How to Simplify the Verification of Bus Interfaces (US) Dec 02 (Webinar, Online) How to Simplify the Verification of Bus Interfaces (EU) Dec 02 (Webinar, Online) Design Automation Conference (DAC) 2021 Dec 05 - 09 (Industry Event, San Francisco, CA) View all events

Recorded Webinars

Constraint Random Verification with Python and Cocotb Using OVL for Assertion-Based Verification of Verilog and VHDL Designs The most error prone FPGA corner cases UVM for FPGAs (Part 4): IEEE 1800.2 UVM Updates UVM for FPGAs (Part 3): Verifying Zynq MPSoC Designs? Learn how UVM Register Access Layer (RAL) can help View all webinars

Quicklinks

Product Updates Online Support Demonstration Videos Evaluations Search Resources Search Products University Programs Careers Blog Online Training Webinars White Papers

Ask Us a Question

Incorrect data entered.

Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.

Internal error occurred. Your question was not submitted. Please contact us using Feedback form.

We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.