日本語 Sign In | Register

A Proven EDA Solutions Provider makes all the difference.

Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.

FPGA Design

FPGA Vendors Support Simulation and Debugging Project Management Graphical/Text Design Entry Documentation HTML/PDF

Hardware Prototyping

Scalable HES™ Prototyping Platform HES Proto-AXI Interconnect Multi-FPGA Design Partitioning ARM Cortex Support RTAX/RTSX Prototyping

Functional Verification

Metric Driven Verification UVM Transaction Debugging UVM, OVM and VMM OS-VVM™Static Linting CDC and RDC Verification Co-Simulation with QEMU and Riviera-PRO Universal VHDL Verification Methodology (UVVM)Cocotb

FPGA Embedded Solutions

Deep Learning Using Zynq US+ FPGA FPGA-based NVMe Data Storage Internet of Things (IoT)Automotive ADAS Networking Aldec 4K UltraHD Imaging Solutions Python and PYNQ COVID-19 Detection

Hardware Emulation Solutions

SoC Co-emulation UVM Simulation Acceleration Scalability of Acceleration Verification IP SoC Partitioning Emulation Debugging

High Performance Computing

Computer Vision Encryption & Security Genome Alignment High Frequency Trading Large Scale HPC Embedded HPC

DO-254 Compliance

Traceability HDL Coding Standards Tool Assessment and Qualification Process FPGA Level In-Target Testing HDL Detailed Design and Verification DO-254 Templates and Checklists

Specialized Applications

Regression Manager Encryption DSP and RF Co-Simulation

Newsroom

Aldec @ DAC 2023: Presenting Design Verification Tools and Solutions for FPGAs and SoCs June 26 Riviera-PRO Supports System Simulation of AMD® Versal™ ACAP Designs June 14 The avionics industry’s growing need for TLM May 18 Aldec and Thales to Co-Present at Certification Together International Conference 2023 May 01 Aldec Releases Automated Static Linting and CDC Analysis for Microchip FPGA and SoC FPGA Designs February 06 View all news

Events

VHDL/SystemVerilog RTL verification environment by cocotb Dec 13 (Webinar, Tokyo, Japan ) Efficient CDC Debugging Using Phase-based Methodology Dec 20 (Webinar, Tokyo, Japan ) View all events

Recorded Webinars

System Simulation of Versal ACAP Designs Ways to run cocotb: Makefiles, cocotb-test, or your custom setup FPGA Design Verification in a Nutshell (Part 3) Advanced Verification Methods FPGA Design Verification in a Nutshell (Part 2) Advanced Testbench Implementation FPGA Design Verification in a Nutshell (Part 1) Verification Planning View all webinars

Quicklinks

Product Updates Online Support Demonstration Videos Evaluations Search Resources Search Products University Programs Careers Blog Online Training Webinars White Papers

Ask Us a Question

Incorrect data entered.

Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.

Internal error occurred. Your question was not submitted. Please contact us using Feedback form.

We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.