日本語 Sign In | Register

A Proven EDA Solutions Provider makes all the difference.

Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.

FPGA Design

FPGA Vendors Support Simulation and Debugging Project Management Graphical/Text Design Entry Documentation HTML/PDF

Prototyping

Scalable HES™ Prototyping Platform HES Proto-AXI Host Interface Multi-FPGA Design Partitioning ARM Cortex Support RTAX/RTSX Prototyping

Functional Verification

Assertions/Functional Coverage UVM Transaction Debugging UVM, OVM and VMM OS-VVM™Code Coverage Static Linting CDC Verification

Requirements Management

Traceability Team-Based Methodology Change Impact Analysis Tests Management Requirements Capture Documentation and Reporting

Hardware Emulation Solutions

Co-emulation UVM Simulation Acceleration Scalability of Acceleration Verification IP SoC Partitioning Emulation Debugging

High Performance Computing

Large Scale HPC Embedded HPC

DO-254 Compliance

HDL Coding Standards Tool Assessment and Qualification Process FPGA Level In-Target Testing HDL Detailed Design and Verification DO-254 Templates and Checklists

Specialized Applications

Regression Manager Encryption DSP and RF Co-Simulation

Embedded Solutions

Internet of Things (IoT)Automotive ADAS

Newsroom

SemiWiki: An IIot Gateway to the Cloud October 10 Aldec to Present Software Driven Test of FPGA Prototype @ DVCon Europe 2017 October 09 SemiWiki: Partitioning for Prototypes September 19 Aldec presents 'HDL Coding Standards and Best Practices for DO-254’ tutorial at the 36th Annual DASC September 17 Aldec @ DVCon India 2017 - accelerating SoC validation by extending QEMU open-source capabilities September 12 View all news

Events

Why office tools should never be used to manage requirements (EU) Oct 19 (Webinar) Why office tools should never be used to manage requirements (US) Oct 19 (Webinar) ARM TechCon 2017 Oct 24 - 26 (Industry Event, San Jose, California, USA) Design Rule Checking (DRC) for Common SystemVerilog Design Mistakes (US) Oct 26 (Webinar, Online) Design Rule Checking (DRC) for Common SystemVerilog Design Mistakes (EU) Oct 26 (Webinar, Online) View all events

Recorded Webinars

OSVVM: ASIC level VHDL Verification, Simple enough for FPGAs How to connect an FPGA board to AWS cloud for high-performance Industrial IoT edge processing Aiding ASIC Design Partitioning for multi-FPGA Prototyping Fast Track to Riviera-PRO, Part 2: Advanced Debugging, Code Coverage and Scripting Benefits of Requirements Management for Safety-Critical FPGA Projects View all webinars

Quicklinks

Product Updates Online Support Demonstration Videos Evaluations Search Resources Search Products University Programs Careers Blog Online Training Webinars White Papers

Ask Us a Question

Incorrect data entered.

Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.

Internal error occurred. Your question was not submitted. Please contact us using Feedback form.