日本語 Sign In | Register

A Proven EDA Solutions Provider makes all the difference.

Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.

FPGA Design

FPGA Vendors Support Simulation and Debugging Project Management Graphical/Text Design Entry Documentation HTML/PDF

Hardware Prototyping

Scalable HES™ Prototyping Platform HES Proto-AXI Interconnect Multi-FPGA Design Partitioning ARM Cortex Support RTAX/RTSX Prototyping

Functional Verification

Metric Driven Verification UVM Transaction Debugging UVM, OVM and VMM OS-VVM™Static Linting CDC and RDC Verification QEMU Co-Sim

Requirements Management

Traceability Team-Based Methodology Requirements Capture Tests Management Change Impact Analysis Documentation and Reporting

Hardware Emulation Solutions

SoC Co-emulation UVM Simulation Acceleration Scalability of Acceleration Verification IP SoC Partitioning Emulation Debugging

High Performance Computing

Computer Vision Encryption & Security Genome Alignment High Frequency Trading Large Scale HPC Embedded HPC

DO-254 Compliance

HDL Coding Standards Tool Assessment and Qualification Process FPGA Level In-Target Testing HDL Detailed Design and Verification DO-254 Templates and Checklists

Specialized Applications

Regression Manager Encryption DSP and RF Co-Simulation

Embedded Solutions

Deep Learning Using Zynq US+ FPGA Internet of Things (IoT)Automotive ADAS Networking Aldec 4K UltraHD Imaging Solutions

Newsroom

Riviera-PRO™ users to benefit from automatic UVM register generation plus the latest verification methodology libraries June 18 Introducing SyntHESer, Aldec’s proprietary high-speed synthesizer for HES emulation and prototyping June 03 Aldec @ DAC 2019: Celebrating its 35th Anniversary and focusing on design acceleration, co-verification and mixed-signal May 15 Hardware Lifecycle Data Management for Teams April 01 Latest TySOM Kit Accelerates the Development of AI, DNN and Other Algorithm Acceleration-dependent Applications Plus Aids SoC Prototyping February 26 View all news

Events

Arm TechCon 2019 Oct 08 - 10 (Industry Event, San Jose, CA) DVCon 2019 Oct 29 - 30 (Industry Event, Munich, Germany) Supercomputing 2019 Nov 18 - 21 (Industry Event, Denver, CO) View all events

Recorded Webinars

VHDL testbenches using models, scoreboards and transactions SoC Emulation in FPGA with ARM Hardware Model Managing DO-254 Compliant Documents Verifying Finite State Machines with Aldec Products From Traceability to Reusability for Safety-Critical FPGA Projects View all webinars

Quicklinks

Online Support Careers Webinars Product Updates White Papers University Programs Demonstration Videos Search Products Evaluations Search Resources Blog Online Training

Ask Us a Question

Incorrect data entered.

Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.

Internal error occurred. Your question was not submitted. Please contact us using Feedback form.

We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.