A Proven EDA Solutions Provider makes all the difference.

Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.

Airborne System Design Assurance: Aldec Adds 60+ New HDL Rules to ALINT-PRO’s DO-254 Plug-In March 04 Powerful FPGA Design Creation and Simulation IDE Adds VHDL-2019 Support & OSVVM Enhancements January 20 Riviera-PRO™: OSVVM 2020.08 inclusion, enhanced language support, and new debugging features aim to boost productivity December 08 SemiWiki: Aldec Adds Simulation Acceleration for Microchip FPGAs November 10 Aldec Introduces Hardware Assisted RTL Simulation Acceleration for Microchip FPGA Designs November 03 View all news
VHDL-2019: Just the New Stuff Part 1: Interfaces, Conditional Analysis, File IO, and The New Environment (US) Apr 22 (Webinar, Online) VHDL-2019: Just the New Stuff Part 1: Interfaces, Conditional Analysis, File IO, and The New Environment (EU) Apr 22 (Webinar, Online) VHDL-2019: Just the New Stuff Part 2: Protected Types and Verification Data Structures (EU) May 06 (Webinar, Online) VHDL-2019: Just the New Stuff Part 2: Protected Types and Verification Data Structures (US) May 06 (Webinar, Online) VHDL-2019: Just the New Stuff Part 3: RTL Enhancements (US) May 27 (Webinar, Online) View all events
Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.