Partners

Aldec Design and Verification Blog

Trending Articles
Integrating SystemVerilog and SCE-MI for Faster Emulation Speed
Developing your own Emulation API

In the last SCE-MI article, we discussed how SCE-MI macro-based infrastructures can speedup SoC design verification time. In SCE-MI 2.1, Accelera introduced a ‘function-based’ infrastructure...

Like(1) Comments (0) Read more
The WHAT is mandatory but the HOW is entirely optional
Intro to High Level Synthesis

You look confused. Perhaps I owe you an explanation. Anyone familiar with hardware design flow knows that it starts with specification and ends with implementation. The specification in this flow is the “What” – it defines what needs to be designed....

Like(0) Comments (0) Read more
The Magic of CyberWorkBench
Why you should take a closer look

My first encounter with NEC’s CyberWorkBench (CWB) was in 2003 while attending DAC. Like most people, I was surprised to see a big Japanese company offering EDA tools....

Like(1) Comments (0) Read more
ASIC/FPGA High Level Synthesis Solution from NEC
CyberWorkBench joins Aldec’s Verification Ecosystem

Aldec (tried to) quietly introduce our new friends from NEC Japan for the first time at DAC this year. They joined us in our booth in Austin and were soon the life of the party as many people were eager to learn...

Like(1) Comments (0) Read more
Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.