Connect with us

Company Newsroom

Recent Blog Articles

Putting the “Automation” back into EDA
The Pythonic Tonic: Miracle cure or Snake-oil?
So, what does a vendor-independent simulator look like?
Tackle your next FPGA design with Active-HDL ™
How can Verification IPs Help the SoC Testing Process?
How to use VIPs In Practice
How to Properly Verify Encrypted IP
Using Block Level Constraints for Description of Non-Synthesizable Design Units
Save hours of Place & Route time… in seconds
Vivado Incremental Compile for faster Emulation Setup

Upcoming Events

Training Tokyo, Japan MAY 26, 2015
Training Tokyo, Japan MAY 28, 2015
Training Tokyo, Japan MAY 29, 2015
Training Tokyo, Japan JUN 03, 2015