DSP and RF Co-Simulation

Model-Based Design Flow Integration

Seamless integration of Active-HDL™ and Riviera-PRO™ with MathWorks™ MATLAB®/Simulink® and Agilent™ SystemVue® tool suites provides an efficient cross-domain solution for co-design and co-verification of system-level designs with HDL based implementations.

As a part of the integration flow, Aldec enables hardware-in-the-loop (HIL) capability by linking the model-based design environments with FPGA board. Customers can either leverage Aldec’s off-the-shelf HES-DVM™ and HES-7™ products or any custom in-house board with PCIe interface.


App Note MATLAB – HDL Interface in Riviera-PRO and Active-HDL doc
App Note Controlling Riviera-PRO from MATLAB doc
App Note Application Notes - Simulink® Interface in Riviera-PRO doc
App Note Application Notes - Active-HDL Interface to Simulink® doc
App Note Using Agilent SystemVue® Co-Simulation Interface doc
Press Release Aldec and Agilent Technologies Bridge the Gap Between ESL and RTL news
White Paper FPGA Prototyping Using Agilent SystemVue and Aldec Riviera-PRO pdf

Floating-Point Aware RTL Debugging Tools

Native support for IEEE 754-2008™ floating-point arithmetic throughout the entire Riviera-PRO™ development environment, and the Plot window, a unique tool for visualization and analysis of large data sets, enable you to focus on your DSP design rather than testbench automation techniques.

Press Release Aldec Releases Plot Window to Increase Productivity of Traditional Waveform-Based HDL Debugging news
White Paper Using Plots for HDL Debugging as a Powerful Alternative to Traditional Waveforms pdf
White Paper Making Floating-Point Arithmetic Work in Your RTL Design pdf

Full Support for FPGA Silicon Vendors

Aldec works in close collaboration with all the major silicon vendors, including Altera, Xilinx, Microsemi, and Lattice, to ensure that you get well-integrated and efficient FPGA DSP design and verification flow; Aldec simulators are tightly integrated with your target vendor tools, enabling you to build an advanced verification environment and run RTL, post-synthesis, and post-implementation simulations for designs that use target vendor’s simulation libraries and IP.

FPGA Vendors Support - click here to learn more.

Ask Us a Question

Ask Us a Question

Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.