Company Newsroom

Recent News

Riviera-PRO™ users to benefit from automatic UVM register generation plus the latest verification methodology libraries Release JUN 18, 2019 Introducing SyntHESer, Aldec’s proprietary high-speed synthesizer for HES emulation and prototyping Release JUN 03, 2019 Aldec @ DAC 2019: Celebrating its 35th Anniversary and focusing on design acceleration, co-verification and mixed-signal Release MAY 15, 2019 チームのハードウェアライフサイクルデータ管理 Release APR 01, 2019 最新のTySOMキットは、AI、DNN、およびその他のアルゴリズムアクセラレーションに依存するアプリケーションの開発を促進し、SoCプロトタイピングを支援します Release FEB 26, 2019 AldecはFPGAのデザインプロトタイピングと新しいHES Proto-AXIによってプロトタイプテストを容易にします Release JAN 22, 2019 アルデックがHES-DVMプロトモードでFPGAのASIC設計プロトタイプ立ち上げの時間を短縮 Release JAN 14, 2019 VHDL 2018のサポートと強化された自動化 - アルデック、Riviera-PRO™にVHDL標準1076-2018の拡張と自動カバレッジモデル生成を追加 Release NOV 13, 2018 Aldec’s “Hardware and Software Co-verification in Hybrid Simulation and Emulation Environment with QEMU” DVCon Europe tutorial to demonstrate how engineers can obtain a holistic view over their SoC design Release OCT 22, 2018 A View from Above - Aldec adds a ‘Bird’s Eye View’ function to its growing portfolio of ADAS FPGA-based reference designs for its TySOM-3-ZU7EV embedded development kit - enabling automotive engineers to fast-track their HW/SW development and verification activities Release OCT 15, 2018

Recent Blog Articles