...
...
Company Newsroom
Recent News
Aldec shortens time of ASIC design prototype bring-up in FPGA with HES-DVM Proto mode Release JAN 14, 2019 VHDL 2018のサポートと強化された自動化 - アルデック、Riviera-PRO™にVHDL標準1076-2018の拡張と自動カバレッジモデル生成を追加 Release NOV 13, 2018 Aldec’s “Hardware and Software Co-verification in Hybrid Simulation and Emulation Environment with QEMU” DVCon Europe tutorial to demonstrate how engineers can obtain a holistic view over their SoC design Release OCT 22, 2018 A View from Above - Aldec adds a ‘Bird’s Eye View’ function to its growing portfolio of ADAS FPGA-based reference designs for its TySOM-3-ZU7EV embedded development kit - enabling automotive engineers to fast-track their HW/SW development and verification activities Release OCT 15, 2018 Visible Benefits Release OCT 15, 2018 SemiWiki: RAL, Lint and VHDL-2018 In the News AUG 08, 2018 Aldec to Present at the 6th China National FPGA Industry Development Forum Release JUL 20, 2018 有限ステートマシンと Xilinx IPベースデザインの設計早期におけるスタティック解析の強化 Release JUL 19, 2018 SemiWiki: RAL, Lint and VHDL-2018 In the News JUN 11, 2018 Aldec @ DAC 2018: Presenting Innovative SoC Design & Verification Methodologies Release JUN 07, 2018Recent Blog Articles
Bird’s eye view definition, HW/SW setup and implementation algorithms
Aldec’s Co-Simulation Solution using QEMU and Riviera-PRO
Understanding High speed serial data transfer
