...
...
Company Newsroom
Recent News
Aldec @ DVCon India 2017 - accelerating SoC validation by extending QEMU open-source capabilities Release SEP 12, 2017 アルデック、ASICデザインのパーティショニングの課題を解決するHES-DVM Protoモードを提供 Release SEP 11, 2017 Intelligent Areospace: Reprogrammable prototyping solutions: a must for space design verification In the News SEP 01, 2017 Embedded Vision: Look and Identify In the News AUG 30, 2017 自信を持って最新SystemVerilogサブセット構成の強力な機能を活用 Release AUG 08, 2017 SemiWiki: HW and SW Co-verification for Xilinx Zynq SoC FPGAs In the News JUL 03, 2017 Aldec and Silvaco present Mixed-Signal Simulation Solution at DAC 2017 Release JUN 15, 2017 Aldec @ DAC 2017: Presenting Breakthrough Innovations in SoC Design & Verification In the News JUN 06, 2017 EE Web: The Benefits of HW/SW Co-Simulation for Zynq-Based Designs In the News JUN 06, 2017 Intelligent Areospace: In safe hands: requirement-based testing for design assurance of complex, safety-critical components with high impacts of failure In the News MAY 30, 2017Recent Blog Articles
Analyzing the interface between the processing unit and programmable logic in the Zynq architecture
A brief examination of the Zynq processing system and its programmable logic
Improve verification speedup with Aldec’s HES-DVM
Upcoming Events
業界イベント St Petersburg, Florida, USA SEP 17, 2017
トレーニング Tokyo, Japan SEP 22, 2017
トレーニング Tokyo, Japan SEP 27, 2017
ウェブセミナー Online SEP 28, 2017