Event Details View All Recorded Events Date Event Type 場所 Action Aug 21, 2025 HDLRegression – Automated Regression Testing for VHDL/Verilog (US) Time: 11:00 AM - 12:00 PM (PST) Abstract Modern FPGA projects rely on two modes: rapid reruns of a single failing test case during development and full regression runs before milestones. Ad-hoc scripts rarely serve both; file lists, compile order and test lists drift apart, and CI pipelines become unreliable and time-consuming. HDLRegression combines these modes with a single Python driver that handles all compilation, fully drives the simulator, and automatically builds and manages the test suite, letting you switch instantly between focused reruns and full nightly regressions. During the webinar we turn a legacy VHDL testbench into an HDLRegression-ready testbench, let the tool build the entire test suite, and run targeted test cases from a compact Python script. You will learn how to select test cases with wildcards, organise test cases into daily or nightly test-groups for regression runs, control verbosity, and view clear pass/fail summaries for each run. After the session you will know how to convert your own testbenches into fully automated, repeatable regression flows. Agenda: FPGA verification challenges Testing strategies Continuous regression flows HDLRegression overview Walkthrough demo Take-aways & Q&A Webinar Duration: 45 min presentation/live demo 15 min Q&A Presenter BIO Marius Elvegård, FPGA specialist at InventasMarius Elvegård is an FPGA specialist at Inventas, leading digital development and FPGA teams in Eastern Norway. Actively involved in the design and development of UVVM and HDLRegression, he drives verification methodology and represents Inventas in the UVVM steering committee, with expertise in FPGA design for advanced space projects. ウェブセミナー Online More Info
