Cannot Debug Source Code. Cannot Set Breakpoints.

Description

This warning Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available. is displayed when I attempt to simulate the design. I cannot see all of the signals in the structure browser window for the design. I am getting a "Cannot set breakpoints" message from the tool while trying to set a code breakpoint.

Solution

By default, the Aldec simulator optimizes your design for the fastest simulation performance possible. That will affect debug access and signal visibility. You need to enable the following debug settings while compiling your files and initializing your simulation.

VHDL and Verilog Compilation

For both VHDL and Verilog compilation you must set the compiler to the debugging mode.

  • If your are using Active-HDL GUI for your compilation then go to Design | Settings | Compilation | VHDL Compiler or Verilog Compiler and check Enable debug

  • If you are using a script/command line, simply add -dbg to your alog or acom commands

Recompile all your source files

Simulation Initialization (Verilog only)

This step is only necessary for Verilog or Mixed Language designs

  • If you are using Active-HDL GUI to initialize simulation then go to Design | Settings | Simulation and enter -dbg switch in the Additional options box

  • If you are using script/command line add -dbg switch to your asim command

Initialize your simulation and you should be able to set your breakpoints in your code. Just make sure that you are setting your breakpoint on the executable statements of your code.

Ask Us a Question
x

Ask Us a Question

x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.