Tutorials

Active-HDL のデザインフローマネージャの使い方をご紹介します。

Active-HDL にて波形ファイルからテストベンチを生成する方法をご紹介します。

Active-HDL で作成したグラフィカルデータや波形ファイルを含むデザインデータを PDF/HTML ドキュメントに変換する方法をご紹介します。

Active-HDL バッチモード/コマンドモードでのシミュレーションの実行方法を解説します。

Active-HDL のライブラリ管理機能について紹介します。

Active-HDL の高速表示波形ウィンドウで提供する機能を紹介します。

Working with Aldec TySOM boards in Vivado requires configuring some parameters of the processing system module and GPIO. Configuration is unique for TySOM-1-7Z030 and TySOM-2-7Z045 boards. This document describes how to obtain and install these configurations in the Vivado tool so users are not required to configure parameters such as voltage levels, memory controllers, and timing delays.

Learn how to use Advanced Dataflow in Riviera-PRO

In this tutorial, you will learn how to use UART to interface the TySOM-1-7Z030 board with other systems. The UART interface enables us to view serial output from the board which can be useful for monitoring. This project has both a hardware and software part.

This document describes the process for building an embedded Linux OS for the Aldec TySOM platform using the Yocto project, an open source collaboration project for creating custom Linux-based systems.

Learn how to use Code Coverage in Riviera-PRO

This demo design uses TySOM-3-ZU7EV board to capture the LI_IMX274MIPI camera 4K video through the FMC HPC connector on the board and show it on a screen. LI-IMX274MIPI-FMC is a high-resolution digital camera board. It incorporates a Sony 1/2.5" CMOS digital image sensor with an active imaging pixel array of 3864H x2196V.

This tutorial provides instructions for using the basic features of the Active-HDL simulator. Active-HDL is an integrated environment designed for development and verification of VHDL, Verilog, System Verilog, EDIF, and System C based designs. In this tutorial we use a Sample VHDL design called PressController from the Active-HDL installation to perform design entry and simulation.

An HDL code breakpoint can be set in HDL source files that are VHDL, Verilog, and SystemVerilog. A breakpoint can also be set in OVA and PSL code, for example in lines that contain assert or cover statements.

Active-HDL users have access o a rich set of debugging tools that enables quick ways to detect and diagnose design issues.

XTrace tool creates a report with information on unknown values in the simulated model.

Active-HDL provides a built-in interface that allows the integration of MathWork’s intuitive language and a technical computing environment with Aldec's HDL-based simulation environment.

This tutorial explains how to use Assertions in Active-HDL.

In this tutorial, you will learn how to create a hardware project in Xilinx’s Vivado Design Suite and create a software project in Xilinx’s SDK for the TySOM-1-7Z030 board. First you will create the hardware part, then you will create a software application to blink the onboard LEDs using standalone OS. In the Zynq architecture, you are able to implement the design either in a bare metal mode or by using an embedded Linux OS platform.