Camouflage for Your HDL Code

Dmitry Melnik, Product Manager Software Division
Like(0)  Comments  (0)

Designers may deliberately obfuscate HDL code to conceal its purpose (security through obscurity) or its logic, in order to prevent tampering and deter reverse engineering. The obfuscated code is unreadable to the receiving user, but is still readable to compilers and simulators. This way obfuscation also comes in handy when you need to share your source code with an EDA tool vendor for debugging and don't want the recipient to see the contents of the actual file. Aldec provides the script to obfuscate VHDL, Verilog, and SystemVerilog code.

For steps to execute this script, see related App Note, HDL Code Obfuscation.

Dmitry Melnik is a product manager at Aldec responsible for ALINT™ and Riviera-PRO™ product lines. He has over 8 years of digital design and verification experience, including previous roles in corporate and field applications, technical marketing, and software development with R&D divisions of Aldec in Europe. Dmitry holds an M.S. in Computer Systems from Kharkiv National University of Radio Electronics, Ukraine.

  • Products:
  • Active-HDL
  • FPGAデザイン・シミュレーション,
  • Riviera-PRO
  • Advanced Verification,
  • ALINT
  • Design Rule Checking

Comments

Ask Us a Question
x

Ask Us a Question

x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.