Fatal Error: filename.sv: Bind: unresolved hierarchical reference to object "object name"


When I simulate my design, I receive the above error when binding between SystemVerilog and VHDL. How can I resolve this?


When binding between SystemVerilog and VHDL, please be sure to use the correct coding standard. For example:

bind <libary_name>.<entity/module_name>

is a VHDL library definition and will not work properly. You will need to use a direct instantiation:

bind <full_instance_path> <checker_entity/module_name> <checker_instance_name>

If you are still receiving this error, please create a case within our Support Portal.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.