Port Assignment for FPGA/CPLD Chip


How to assign the input and output terminals easily to the ports of the development board? Is the only way to create an *.ucf file and choose this file in implementation options?


In general the pin list is provided by ucf constraints file. You can invoke the FPGA Editor after the mapping step and define the pins.

Another way to assign pins is to provide such constrains as VHDL/VERILOG attributes. You can select a port symbol (terminal) on bde and by pop-up menu select Properties | Attributes and define attribute for it.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.