Play Webinar

Title: From Traceability to Reusability for Safety-Critical FPGA Projects

Description: Effective design reuse strategies are expensive and unfortunately will frequently loose when subjected to time and market pressure. However, Engineers frequently find value in reusing code from other projects. The problem is that the knowledge about the legacy code may not be enough to properly assess the worthiness of reusing it. One possible method to implement reusability is traceability. With traceability, relations and dependencies between requirements, design, test scenarios and verification goals are identified and linked. In this presentation, we propose to enable traceability analysis in the hardware development process in order to achieve reusable requirements, design and verification artifacts.


Signing up for an account is easy. With an Aldec account you'll have easy, one-click access to event registration, support, product downloads, evaluation licenses, recorded webinars, white papers, application notes and other resources. Simply provide your corporate e-mail address below - all account requests are verified and confirmed within 48 hours.


If you already have an Aldec account, please Sign In below to download the file.


Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.