What is the default clock module configuration?

Solution

Basic PLL configuration will be supported by default. Basic configuration means that all PLLs and clock buffers will be set to deliver clocks to FPGA0-2 chip globals.

Ask Us a Question

Incorrect data entered.

Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.

Internal error occurred. Your question was not submitted. Please contact us using Feedback form.

We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.