What is the default clock module configuration?


Basic PLL configuration will be supported by default. Basic configuration means that all PLLs and clock buffers will be set to deliver clocks to FPGA0-2 chip globals.

Ask Us a Question

Ask Us a Question

Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.