What is the default clock module configuration?
Basic PLL configuration will be supported by default. Basic configuration means that all PLLs and clock buffers will be set to deliver clocks to FPGA0-2 chip globals.
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
©2020 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1553