Unknown VHDL Compilation Error with Daggen


I received the following error message when I was trying to compile a VHDL file. What I can do to fix it?

Error: DAGGEN_0007: <file name.vhd : Error during conversion >


Please try the following:

  • 1. Open your design

  • 2. Right-click working library in Design Browser and select “Delete simulation data” from the drop down menu.

  • 3. Compile the file again.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.