Trap State


What is a Trap State. What does it mean?


Trap state is essential in describing safe state machines. It is the where the state should go after detection of illegal contents of the state register. Trap state can be selected in the Defaults tab of the Machine Properties window and is marked by red slanted lines crossing the state bubble. Although it may be impossible to reach trap state during simulation (e.g. when symbolic encoding is used), synthesis and implementation tools can use trap state information to produce safer hardware.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.