Add BDE/ASF generated code to Source Revision Control


Is it possible to add BDE/ASF Generated Verilog/VHDL code into a Source Revision Control?


It is possible to add this file to the repository, if you add it to the design. To do so, choose option Add New File and select the option to Make local copy. Active-HDL will then prompt you to add the file to source control.

Note: The new file is read-only by default, but you may change this if so desired.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.