How to set delays on sampled signals in Active-HDL?

Solution

Active-HDL doesn’t have a mechanism to set delays on sampled signals. You may try adding delays in your code, so that behavioral and timing simulation results will match (delays will be ignored during synthesis).

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.