How to set delays on sampled signals in Active-HDL?


Active-HDL doesn’t have a mechanism to set delays on sampled signals. You may try adding delays in your code, so that behavioral and timing simulation results will match (delays will be ignored during synthesis).

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.