How to set delays on sampled signals in Active-HDL?

Solution

Active-HDL doesn’t have a mechanism to set delays on sampled signals. You may try adding delays in your code, so that behavioral and timing simulation results will match (delays will be ignored during synthesis).



Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1093