How to set delays on sampled signals in Active-HDL?
Active-HDL doesn’t have a mechanism to set delays on sampled signals. You may try adding delays in your code, so that behavioral and timing simulation results will match (delays will be ignored during synthesis).
2260 Corporate Circle
Henderson, NV 89074 USA
Tel: +1 702 990 4400
Fax: +1 702 990 4414
©2021 Aldec, Inc.
Printed version of site: www.aldec.com/en/support/resources/documentation/faq/1093