What is the difference between a Vital Model and Vital Library?

Vital Model defines how ASIC libraries should be specified in Vital-compliant VHDL in order to be simulated in VHDL simulators.

This covers in particular:

  • Naming conventions for timing parameters and internal signals, including prefixes for timing parameters, which must be used in the generics specifications.

  • How to use the types defined in the Vital _Timing package for specifications of timing parameters;

  • Methodology of coding styles;

  • Two levels of compliance: level 0 for complex models described at higher level, and level 1, which additionally permits model acceleration.

Vital libraries contain primitives (structural) and other behavioral components adhering to the modeling specifications.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.