Multimedia

-OR-
リセット

Results

Name Products Type Action
1.1 Basics: Workspace   
A Workspace is comprised of individual designs containing resources such as source files and output files with simulation results. Learn how to create a new Workspace using the New Workspace Wizard, manage an existing Workspace, and manage the different components of the Workspace.
Active-HDL デモンストレーションビデオ
1.2 Basics: Design Flow Manager   
The Design Flow Manager (DFM) is designed to automate and simplify the design, synthesis, and implementation processes. The interface takes the form of design flowcharts which show the design path in graphical form. Learn how to enable the DFM, choose third party vendor tools for synthesis and implementation, and how to perform each stage of the synthesis and implementation processes.
Active-HDL デモンストレーションビデオ
1.3 Basics: Library Manager   
Learn how to create and manage user libraries, and how to utilize pre-compiled FPGA vendor libraries.
Active-HDL デモンストレーションビデオ
2.1 Design Entry: Block Diagram Editor   
The Block Diagram Editor (BDE) is Active-HDL's tool for graphical entry of VHDL, Verilog, and EDIF designs. This is especially useful to those with HDL designs that are largely structural since it is easier to enter descriptions graphically rather than typing hundreds of source code lines. Learn how to create a new block diagram by adding new ports, adding symbols, editing symbols (pin placement, pin names, etc.), connecting symbols with wires/bus, generate HDL code, and how to create a graphical testbench.
Active-HDL デモンストレーションビデオ
2.2 Design Entry: FSM Editor   
Learn how to create a new Finite State Machine (FSM), define ports, add new states, transitions, actions, and conditions; add multiple state machines, generate HDL code, generate a testbench, and run a simulation to trace over the transitions to observe the functionality of the state machine.
Active-HDL デモンストレーションビデオ
2.3 Design Entry: HDL Editor   
The HDL Editor is a text editor for editing HDL source code. It contains features such as keyword coloring (VHDL, Verilog/SystemVerilog, C/C++, SystemC, OVA, and PSL), recording/playing actions, bookmarks, hyperlinks to files, creating structure groups, breakpoints, autoformat/smart indentation, etc. Learn how to create a new HDL file with the New Design Wizard and how to utilize the HDE features within that created source file.
Active-HDL デモンストレーションビデオ
3.1 Compilation and Simulation: Compilation and Simulation   
Learn how to specify design settings for compilation (setting up debugging windows, selecting maximum optimization, etc.), how to initialize and run simulations, how to view the simulation results, and how to perform compilation and simulation with scripts.
Active-HDL デモンストレーションビデオ
3.2 Compilation and Simulation: Compiling Vivado Simulation Libraries   
When you instantiate any Xilinx black box component in your design, Active-HDL will look for the vendor libraries to define functionality of the Xilinx Component. Before performing simulation of these designs, it is crucial not only to have the proper simulation libraries, but the correct version as well.
Active-HDL デモンストレーションビデオ
4.1 Debugging: Introduction to Debugging    
Active-HDL provides debugging windows such as the Console, Breakpoints, Watch, Process, Call Stack, and List Viewer. Learn how to utilize the features of each window and how to use the windows to debug your designs.
Active-HDL デモンストレーションビデオ
4.2 Debugging: Advance Dataflow   
Advanced Dataflow allows designers to explore the connectivity of an active design and analyze the dataflow among instances, concurrent statements, signals, nets, and registers during simulation. There are three display modes to help trace events propagating through the entire project: Hierarchical, Flat, and Gray. Learn how to enable settings to generate data for the Advanced Dataflow window, how to add/view modules in the Advanced Dataflow window, how to utilize context menus within the window (expand net to readers, expand net to drivers, etc.), and how to switch display modes.
Active-HDL デモンストレーションビデオ
4.3 Debugging: X-trace   
XTrace allows users to detect and report unknown values (e.g. X, W, U, etc.) when they first appear, and before they are propagated through a design. Learn how to enable XTrace, set XTrace options, and view signals that contain unknown values.
Active-HDL デモンストレーションビデオ
4.4 Debugging: Waveform Viewer   
The Accelerated Waveform Viewer is a high performance tool dedicated to reading and graphically presenting simulation data. Learn how to utilize advanced operations such as zooming, signal manipulations, cursors, measurements, bookmarks, browsing modes, and aliases.
Active-HDL デモンストレーションビデオ
4.5 Debugging: Assertions Viewer   
Active-HDL’s Assertion Viewer allows the user to view two types of PSL and SystemVerilog objects during simulation: assert statements and cover statements. The viewer provides useful statistics about these objects in an easily accessible manner. This video provides an overview on how to access and use the Assertion Viewer window.
Active-HDL デモンストレーションビデオ
5.1 Coverage: Code Coverage   
Code coverage is a useful source of metric, that analyzes code execution and can help us determine the completeness of the verification effort. It helps us identify corner cases that may not be executed in your design. Code Coverage analysis tools offered by Active-HDL can provide several different types of information related to the verification process of your design.
Active-HDL デモンストレーションビデオ
5.2 Coverage: FSM Coverage   
Active-HDL provides a number of coverage analysis tools to further enhance verification quality of HDL code. Coverage analysis uses ACDB (Aldec Coverage Database) as a unified format of storing different types of coverage data. This video will go into more detail on one of the Code Coverage options: FSM Coverage. FSM Coverage enables users to determine which states and transitions in the state machine diagram have been executed during simulation. To collect the FSM Coverage statistics, the HDL design code has to include SystemVerilog or Aldec proprietary pragmas indicating which constructs represent components of the state machine. The pragmas used in the HDL code are included in additional lines of comments and interpreted by the coverage engine. The FSM Coverage statistics can be stored in the Aldec Coverage Database (ACDB) files and presented in a textual or HTML report along with OSVVM Functional Coverage providing complete structural coverage and functional coverage with test results merging, ranking and analysis.
Active-HDL デモンストレーションビデオ
5.3 Coverage: Toggle Coverage   
Toggle Coverage measures design activity within terms of changes of signal logic values and creates a reports that states whether monitored signals were initialized, experienced rising and/or falling edges, and the number of rising/falling edges during a simulation session. Learn how to collect Toggle Coverage data and view the results in XML format.
Active-HDL デモンストレーションビデオ
6.1 Tools: Traceability   
One of the newest features implemented into Active-HDL 13.1, Spec-TRACER is a tool that allows capturing traceability data specified in miscellaneous files and storing it in the database file for review, analysis, and reporting purposes. Learn how to access Spec-TRACER, configure Spec-TRACER settings, and generate and understand the Spec-TRACER traceability reports.
Active-HDL デモンストレーションビデオ
6.2 Tools: Code2Graphics   
The Code2Graphics™ converter is a tool designed for automatic translation of VHDL or Verilog/SystemVerilog source code into Active-HDL block and state diagrams. It analyzes VHDL, Verilog, or EDIF source files and generates one or more block diagram files depending on the number of design entities, modules, or cells found in the analyzed file. This video will show how to use Code2Graphics™ to create block diagrams and state diagrams.
Active-HDL デモンストレーションビデオ
7.1 Customization & Integration: User-defined Design Management   
Active-HDL starting with version 9.2 (latest release being 13.1) , instead of source files being automatically saved to the "src" folder, users can customize the design structure for more flexible file management. Users can specify the folder name or path to store a specific file, e.g. HDL files in an HDL folder, BDE files in a BDE folder, and so on. Learn how to customize the design structure, edit/copy/share the design structure configuration file, and convert existing designs to the new structure.
Active-HDL デモンストレーションビデオ
7.2 Customization & Integration: Vivado TCL store Integration   
With Xilinx Vivado’s TCL store, integrating Active-HDL simulator in the Vivado work flow is easy. This combination allows users to extend Vivado’s rich synthesis and implementation tool set with Active-HDL’s high performance simulator. This seamless integration eliminates the need to manually map the source files between the two programs as this is all done in the backend.
Active-HDL デモンストレーションビデオ
64 results (page 1/4)
Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.