1.7 Basics: Compilation and Simulation

Active-HDL provides several compilers, respectively for VHDL, Verilog/SystemVerilog, SystemC, and EDIF. Active-HDL automatically employs the compiler appropriate for the type of source file being compiled. When all design units have been successfully compiled, you can begin the simulation. Learn how to specify design settings for compilation (setting up debugging windows, selecting maximum optimization, etc.), how to initialize and run simulations, how to view the simulation results, and how to perform compilation and simulation with scripts.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.