Play Webinar

Title: Extending IBM Rational DOORS Traceability for FPGA Designs

Description: User requirements, use cases, system level requirements and board level requirements are typically managed in DOORS, but FPGA requirements, FPGA design and verification elements are managed in documents and spreadsheets external to DOORS. System engineers, project and program managers use DOORS, but most FPGA designers and verification engineers do not use DOORS. Although traceability between different requirement levels can be easily managed with any Requirements Management tool such as IBM Rational DOORS, there is a gap between requirements and other FPGA design elements. During this webinar, we will present how Spec-TRACER™ solves this problem by providing direct integration with DOORS. We will also prove that automation of traceability helps you avoid errors with minimal effort to generate the traceability matrices required by customers for various functional safety standards.

Signing up for an account is easy. With an Aldec account you'll have easy, one-click access to event registration, support, product downloads, evaluation licenses, recorded webinars, white papers, application notes and other resources. Simply provide your corporate e-mail address below - all account requests are verified and confirmed within 48 hours.

If you already have an Aldec account, please Sign In below to download the file.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.