2.9 Advanced: Generating Makefiles in Riviera-PRO

Due to the ability for tracking dependencies between design resources, makefiles can boost compilation efficiency in comparison to DO/Tcl macros. In Riviera-PRO, the makefile.tcl script is an auxiliary utility generating makefile configuration files intended for use with the Make software development tool that automates the compilation process for SystemVerilog/Verilog, VHDL, and EDIF files. This video goes over what’s needed to use the makefile.tcl and how to utilize the makefile.tcl script to compile a design within the Riviera-PRO environment.

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.