4.11 Debugging: SystemVerilog Transactions Debugging Transactions provide a high-level view into the behavior of an HDL design. This level of abstraction results in faster simulation times and simpler debugging processes. Riviera-PRO provides a number of tools for transaction debugging. This video will demonstrate these tools using a SystemVerilog design.
