FPGA-Based Prototyping Q&A: 100 Million Gates and Beyond

I am a Hardware Technical Support Manager. Ask Me Anything!

Krzysztof Szczur, Hardware Verification Products Manager
Like(1)  Comments  (0)

Earlier this summer, I joined a team traveling from Aldec’s R&D offices in Kraków, Poland to attend the annual Design Automation Conference (DAC) in San Francisco. As Technical Support Manager for Aldec’s Hardware Products Division, my goals for this event were two-fold. First, as we’ve made huge enhancements to our HES-7™ FPGA prototyping solution in the past year, I wanted to be there in person to share more about them in demos and presentations at the Aldec booth.

Secondly, and really my favorite part of DAC, I wanted to hear from engineers in the field looking for solutions to their real-world problems.  Sometimes I have immediate answers for their questions, like the engineer who was not happy with their current solution’s implementation time or the fellow that needed support for in-house development boards. Occasionally though, I don’t have an immediate answer and instead they’ve given me valuable ideas that I get to take back home to my team so we can set to work developing solutions.  

To say I was busy at DAC was an understatement, as we had three non-stop days of meetings. Still, there were so many people that I didn’t get to meet, not to mention those who did not attend DAC at all. Which brings me to my proposal – if you have FPGA-Based Prototyping questions that you would like to have answered, I’d like to invite you to send me your questions and register for Aldec’s upcoming live webinar event:


Live Webinar:

FPGA-Based Prototyping Q&A:  100 Million Gates and Beyond

Date: Thursday, August 7, 2014

Register for EU 3:00 PM - 4:00 PM CEST

Register for US 11:00 AM - 12:00 PM PDT


Send me your burning FPGA-Based Prototyping questions, and I will do my best to answer them at this live event.

If you are interested, I’ll be doing the same thing on the topic of SoC Emulation on September 11, 2014. Visit the Aldec  Webinar Calendar for more.



Krzysztof joined Aldec in 2001 and was a key member of the team that developed HES-DVM™, Aldec's FPGA-based simulation acceleration and emulation technology. He has worked in the fields of HDL IP-core verification, testbench automation and design verification for DO-254 compliance gaining practical experience and deep understanding of design verification methodologies, emulation and physical prototyping. As Hardware Verification Products Manager, Krzysztof cooperates with key customers and Aldec's R&D to overcome complex design verification challenges using Aldec hardware tools and solutions. Krzysztof graduated as M.Eng. in Electronic Engineering (EE) at the AGH University of Science and Technology in Krakow, Poland


Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.