日本語Sign In | Register

2.12 Debugging: Debugging Use Cases with Memory Viewer

Ranging from RAMs to simple flip-flops, memory plays an important role in a variety of FPGA designs. Making it easier to debug their functionality, Active-HDL’s Memory Viewer allows for observing and changing the content of these memory objects during simulation. This video demonstrates debugging three common memory use cases (using VHDL) utilizing the Memory Viewer.

Sign In
Username:
Password:
Forgot your password?
Close
Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.