Aldec provides Finite State Machine Coverage for verification of safety-critical FPGAs

Date: Jan 19, 2017
Type: Release

Henderson, NV – February 19th, 2017 – Aldec, Inc., announced today the latest release of its mixed-language, FPGA design & Simulation platform, Active-HDL™ 10.4, providing Finite State Machine (FSM) Coverage for FPGA engineers developing safety-critical FPGAs. Safety-critical design assurance guidance and standards such as those defined in RTCA/DO-254 for Avionics, ISO 26262 for Automotive, and IEC 62566 for Nuclear Power Plants (NPP) Instrumentation & Control recommend the use of FSM Coverage as part of the overall verification process.

“FPGAs in the field used in safety-critical applications must function reliably as defined in the requirements under all foreseeable environmental conditions,” said Radek Nawrot, Aldec Software Product Manager. “This puts significant pressure on verification engineers which can be alleviated through use of the recommended FSM Coverage, a valuable addition to Aldec’s verification tools.”

FSM Coverage enables users to determine which states and transitions in the state machine diagram have been executed during simulation. To collect the FSM Coverage statistics, the HDL design code has to include SystemVerilog or Aldec proprietary pragmas indicating which constructs represent components of the state machine. The pragmas used in the HDL code are included in additional lines of comments and interpreted by the coverage engine.

The FSM Coverage statistics can be stored in the Aldec Coverage Database (ACDB) files and presented in a textual or HTML report along with OSVVM Functional Coverage providing complete structural coverage and functional coverage with test results merging, ranking and analysis.


About Active-HDL

Active-HDL is an FPGA veteran tool that has been helping FPGA designers for almost two decades. It is an HDL-based FPGA Design and Simulation solution that supports the newest FPGA devices available from all leading FPGA vendors. The high-performance, mixed-language simulation solution interfaces ­­­with nearly one hundred twenty (120) third party vendor tools and provides FPGA designers a single platform that can be used independently. Active-HDL 10.4 supports design creation and simulation of the newest industry-leading FPGA devices from Intel FPGA® (Altera), Lattice®, Microsemi™ (Actel), and Xilinx®.

The 10.4 release of Active-HDL also includes numerous new features, enhancements, and performance optimizations. For additional information, tutorials, free evaluation download and What’s New Presentation, visit


About Aldec

Established in 1984, Aldec is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification, Embedded Solutions and Military/Aerospace solutions.

Media Contact:          
Christina Toole, Aldec, Inc.                             
+ (702) 990-4400

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.