Event Details

View All Recorded Events
Date Event Type 場所 Action
May 12, 2017 Acceleration-Ready UVM presented by Doulos

Easier UVM

The use of emulators and FPGA-based accelerators to speed up execution times for functional verification is increasing. At the same time, SystemVerilog and UVM have become the dominant language and methodology for writing functional verification environments for simulation.

In this webinar, we explain how to write or modify a UVM verification environment to gain maximum benefit when using a hardware accelerator or emulator. Using the Easier™ UVM Coding Guidelines, we explain how to partition the UVM verification environment between the host computer and the accelerator to optimize execution speed. We explain how the SCE-MI standard is used for communication between host and accelerator. Finally, we step through the compilation and execution flow for running a UVM

simulation with an accelerator box.

Chris SzczurJohn AynsleyDoulos CTO John Aynsley and Hardware Verification Products Manager of Aldec Krzysztof Szczur, will present this training webinar, which will consist of a one-hour broadcast with interactive Q&A available to attendees throughout. 

Attendance is free of charge.

トレーニング Online More Info
Ask Us a Question

Ask Us a Question

Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.