DO-254 Verilog or VHDL Rule Library

Category : Design Rule Checking

ALINT supports new sets of rules that facilitate compliance with DO-254. Covered areas include proper signal assignments, clocks/resets handling, proper declarations, correct instantiations, handling of race conditions and mismatched bit widths.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.