PSL IEEE 1850, SystemVerilog IEEE 1800™, OpenVera Assertions and Functional Coverage (Assertion)

Category : Assertions and Coverage Tools

Specification of properties and their use in assertions and functional coverage is the essential element of designing modern systems and their verification algorithms. ALDEC tools support three popular languages serving this purpose: OpenVera Assertions (OVA), Property Specification Language (PSL) and SystemVerilog Assertions (SVA). High-end configuration of ALDEC tools provide assistance while writing properties, using them in assert and cover directives, compiling them, and finally simulating and debugging.

OVA Assertions are co-simulated together with the probed design, monitoring and tracking design activities and reporting constraint violations if they occur. Simulation of OpenVera Assertion checkers, both assert and cover directives are supported.

Ask Us a Question
x

Ask Us a Question

x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.