ALINT with Basic Rule Library

Category : Design Rule Checking

Aldec® ALINT™ analyzes VHDL, Verilog and Mixed Language HDL code during compilation, prior to simulated or synthesized. It checks for compliance to user-selected, preset rules grouped into several categories. ALINT will mainly report same issues as a synthesis tool. But ALINT detects bugs at RTL level (during design creation) while synthesis tool does it during synthesis. ALINT includes Advanced Rule Management, Violation Summary/Viewing/Reporting, and configuration management applications.  ALINT with Basic Rule Library includes 95 Verilog and VHDL rules.
The following groups of rules are included:

  • Coding Style Rules
  • Design for Tests (DFT) Rules
  • Design Style Rules
  • Language Construct Rules
  • Simulation Rules
  • Synthesis Rules
Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.