Event Details

View All Recorded Events
Date Event Type Location Action
Apr 25, 2019 VHDL testbenches using models, scoreboards and transactions (US)

Time: 11:00 AM – 12:00 PM (PDT)

 

Abstract:

The European Space Agency’s UVVM extension project is continuously adding more functionality to the open source UVVM – to improve the FPGA verification efficiency and design quality on deliveries to the space industry. This is of course equally important for the electronics industry in general.

 

UVVM is unique when it comes to testbench overview, readability, maintainability, extensibility and reuse; - all the important factors for efficiency and quality – independent of methodology and language.

 

Last summer the ESA project provided a generic Scoreboard with lots of user-friendly functionality. The basic task of such a Scoreboard is to check actual data out of a DUT (Device Under Test) and compare this to the expected data. The scoreboard typically also allows flexibility in the comparisons and provides good statistics.

 

The expected data typically come from a file (e.g. generated from a high-level tool like Matlab) or from some functionality inside the testbench. In the latter case it is quite common that the test sequencer generates both the stimuli and the expected response as it executes the test case, but it is often better and more structured to have a separate model handling the generation of the expected output. This way the test sequencer will be simpler and the total testbench overview improve.

 

This webinar will give an introduction to Scoreboards and show a complete advanced testbench environment, test harness and test sequencer – using verification components, BFMs, scoreboard and a simple behavioral model. The test harness and test sequencer will be explained, and a demo will be simulated in order to show the basic usage and functionality of the Scoreboard and the model.

 

The presentation will also show how UVVM significantly simplifies VHDL verification, provides overview and readability, and allows very efficient reuse. The benefits of standardized verification components will be easy to see from this demo.

 

 

Agenda:

  • What is Scoreboarding?
  • From simple to advanced Scoreboarding
  • The open source UVVM Scoreboard
  • Using a Scoreboard, Verification components and a model
  • Live demo
  • Conclusion
  • Q&A

 

Presenter Bio:

Espen Tallaksen, Founder and CTO of Bitvis. Espen Tallaksen graduated from the University of Glasgow (Scotland) in 1987 and has over 30 years of experience with FPGA and ASIC development from Philips Semiconductors in Switzerland and various companies in Norway, including his earlier founded company Digitas. For twenty years Espen has had a special interest for methodology cultivation, pragmatic efficiency and quality improvement. One result of this interest is the UVVM verification platform that is currently being used by more than 10% of all FPGA designers world-wide. He has given many presentations and keynotes on various technical aspects of FPGA development.

Webinar Online Register
Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.