Dominating FPGA Clock Domains and CDCs

Date: Sep 26, 2014
Type: In the News

by Don Dingee

Multiple clock domains in FPGAs have simplified some aspects of designs, allowing effective partitioning of logic. As FPGA architectures get more flexible in how clock domains, regions, or networks are available, the probability of signals crossing clock domains has gone way up.

We know one result: metastability, where a signal crossing two domains with differing clock sources in an unknown relationship results in an indeterminate state. And, we know one way to fix that, at least generally: a couple layers of registering or flip-flops.



For the rest of this article, please visit Semiwiki.

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.