Xilinx® SecureIP Support

Category : Simulation/Verification

Aldec simulators support the SecureIP methodology of IP delivery implemented in Xilinx tools. This option enables Aldec customers with VHDL only license to simulate SecureIP models without purchasing a separate Verilog license (which is required as these models leverage IEEE 1364-2005 encryption technology). In order to leverage this option, VHDL only customers must use the Xilinx Simulation Libraries coming with the installation of Active-HDL or Riviera-PRO, or download them from Aldec website.

Note: Xilinx ISE™ Design Suite has the Xilinx Simulation Library Compilation Wizard (COMPXLIB) tool that allows compiling libraries for the target Aldec simulator.

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.