Hierarchical References to/from VHDL (Signal Agent)

Category : Debug and Analysis

The Signal Agent in VHDL allows monitoring and driving VHDL signals from any VHDL block. Signals do not have to be routed via the interface or declared in global packages. This is particularly useful in testbench development and design verification. The Signal Agent can also be used in mixed designs to drive Verilog objects anywhere in the design hierarchy directly from VHDL. It is possible to drive Verilog wires, integer and real values. It can also drive VHDL signals with values read from Verilog nets or registers.

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.