PCB Interface (Automated FPGA I/O synchronization)

Category : Project Management

Aldec and its Partners have worked together to create an integrated solution that offers PCB designers a smooth migration between PCB design capture and HDL based FPGA design management and simulation products. Pin configuration is often far from optimal for PCB routing and the solution supports the I/O synchronization between the FPGA device and the PCB board layout. The integrated solution supports for Altera®, Atmel®, Lattice®, Microsemi™ (Actel), Quicklogic®, Xilinx® flows and devices, from one universal design manager that controls all design files for simulation, synthesis, place and route. It also supports forward/back annotation of pin assignments to optimize the PCB routing, HDL design entry and project management.

Ask Us a Question
x
Ask Us a Question
x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.