Code2Graphics™ Converter

Category : Design Entry and Documentation

The Code2Graphics converter is a tool designed for automatic translation of text sources into Active-HDL block and state diagrams. It analyzes VHDL, Verilog or EDIF source files and generates one or more block diagram files depending on the number of design entities, modules, or cells found in the analyzed file. The Code2Graphics converter also translates a text description of a state machine written in VHDL or Verilog code into a flat or hierarchical state diagram.

Ask Us a Question
Ask Us a Question
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you with content we believe will be of relevance to you. If you continue to use our site, you consent to our use of cookies. A detailed overview on the use of cookies and other website information is located in our Privacy Policy.