...
...

Resources

-OR-

Results

Name Products Type Action
...
588 results (page 1/30)
"Browser.dat could not be opened" error during Active-HDL installation    Active-HDL FAQ
#ELBREAD: Warning: Module '' does not have a `timescale directive, but previous modules do.    Riviera-PRO FAQ
[BDE] Error loading the file, error in .cpp file    Active-HDL FAQ
01-Creating HDL Text Modules   
Learn how to create HDL Text Modules in Active-HDL
Active-HDL Tutorials
02-Creating HDL Graphical Modules   
Learn how to create schematic diagram and finite state machine in Active-HDL
Active-HDL Tutorials
03-Design Flow Manager   
Learn how to use Design Flow Manager in Active-HDL
Active-HDL Tutorials
04-Creating Testbenches   
Learn how to create a Testbench in Active-HDL
Active-HDL Tutorials
05-Running Simulation   
Learn how to run simulation and use waveform viewer in Active-HDL
Active-HDL Tutorials
06-HDL_Debugging   
Learn how to use HDL debugging tools in Active-HDL
Active-HDL Tutorials
07-Code_Coverage   
Learn how to use Code Coverage in Active-HDL
Active-HDL Tutorials
08-Design_Profiler   
Learn how to use Design Profiler
Active-HDL Tutorials
09-Documentation_Features   
Learn how to export designs to HTML and PDF in Active-HDL
Active-HDL Tutorials
10-Simulink Interface   
Learn how to use Simulink® Interface in Active-HDL
Active-HDL Tutorials
100% Signal Visibility during Emulation Dynamic Debug with HVD Technology   
Abstract: When it comes to debugging during emulation, engineers are forced to use multiple applications to ensure proper hardware signal data extraction and visualization. Learn from this webinar a leading edge technology that intelligently extracts data from the FPGA emulator to provide 100% signal visibility during emulation. This approach delivers up to 70% bandwidth savings in the critical emulator communication channel. Both dynamic and static probes from emulation can also be visualized in the Riviera-PRO waveform viewer preserving the original signal names and hierarchy paths and providing complete traceability to the design’s RTL source code. Play webinar   
HES-DVM Recorded Webinars
7-Series FPGA Chips Programming on the HES7XV690-4000BP Board    HES-7 Application Notes
Accelerate DSP Design Development: Tailored Flows   
Learn how to achieve better Digital Signal Processing (DSP) design productivity using Aldec’s integrated design flows, enabled by a number of unique technologies, features, and industry partnerships available within Aldec Riviera-PRO™ design and verification platform. You will learn about the essential and innovative features in the RTL simulation environment that are important to signal processing: Model-based design flow integration, Floating-point aware RTL debugging tools, Dedicated protocol analysis tools, Full support for FPGA silicon vendors. Play webinar   
Active-HDL, Riviera-PRO Recorded Webinars
Accelerate SoC Simulation Time of Newer Generation FPGAs   
Comprehensive verification that can be provided by HDL simulators is good, but not ideal. What is necessary is a faster, safer, and more thorough verification environment that combines the robustness of an HDL simulator with the speed of FPGA prototyping boards. The goal is to put together the power of these two verification methodologies into one platform.
HES-DVM White Papers
Accelerate SoC Simulation Time of Newer Generation FPGAs   
Functional verification of a design at the three design stages (RTL, Gate-Level and Post-Route) are essential steps to ensure correct behavior of a design according to requirements, however they are limited by HDL simulator speed. While HDL simulators offer advanced debugging capabilities and provide robust design coverage information, their speed is the primary bottleneck of the design cycle when it comes to verification. This webinar will discuss a faster, safer, and more thorough verification environment that combines the robustness of an HDL simulator with the speed of FPGA prototyping boards. Play webinar   
HES-DVM, HES-7 Recorded Webinars
ACOM: Error: COMP96_0153: Formal "" of class variable must be associated with a variable    Riviera-PRO FAQ
ACOM: Error: ELAB1_0021: filename.vhd: Types do not match for port "port_name"    Riviera-PRO FAQ