Aldec Presents a Visual Mapping Solution to Capture a Bird’s-eye View of UVM Verification Environments March 05 Aldec solves another DO-254 challenge with Requirements Reviewer in Spec-TRACER™ January 28 Top Aldec.com White Paper Downloads from 2013 January 16 Top 10 Aldec Design and Verification Blog Articles from 2013 January 06 Celebrate The Season All Over the World with Aldec December 19 View all news
Design Check by STARC Rules Workshop Mar 12 (Training, Tokyo, Japan) MATLAB/Simulink Co-Verification Workshop Mar 14 (Training, Tokyo, Japan) Active-HDL Adoption Workshop Mar 19 (Training, Tokyo, Japan) VHDL (Basic+Simulation) Training Mar 25 - 26 (Training, Tokyo, Japan) Simulation Acceleration Workshop Mar 27 (Training, Tokyo, Japan) View all events
Fast Track to Riviera-PRO, Part 1: Design Entry and Simulation Elemental Analysis: DO-254 Additional Verification for Levels A and B Simplified Assertion Adoption with SystemVerilog 2012 VHDL Testbench Techniques that Leapfrog SystemVerilog with Guest Presenter, SynthWorks Hybrid SoC Verification and Validation Platform for Hardware and Software Teams View all webinars
A Proven EDA Solutions Provider makes all the difference.Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.
FPGA Vendors SupportSimulation and DebuggingProject ManagementGraphical/Text Design EntryDocumentation HTML/PDF
Aldec Cloud™Assertions/Functional CoverageUVM Transaction DebuggingUVM, OVM and VMMOS-VVM™Code CoverageLinting/Design Analysis
DO-254 Requirements TraceabilityTeam-Based MethodologyTest Results ManagementChange Impact Analysis
HDL Coding StandardsTool Assessment and Qualification ProcessFPGA Level In-Target TestingHDL Detailed Design and Verification