NEC Corporation Adopts Aldec® ALINT™ for Communication Systems LSI Design November 25 Aldec Offers a Visual Approach to Debugging X-Issues in Simulation November 12 SemiWiki: I could show you the FPGA, but then I’d have to configure you November 04 Aldec delivers Global Project Management for Complex FPGA Designs with the latest release of Active-HDL™ October 23 Aldec HES-7 SoC Prototyping Solution Adopted by Kumamoto University in Japan September 23 View all news
MATLAB/Simulink Co-Verification Workshop Dec 11 (Training, Tokyo, Japan) Simulation Acceleration Workshop Dec 12 (Training, Tokyo, Japan) Active-HDL Adoption Workshop Dec 13 (Training, Tokyo, Japan) Riviera-PRO Advanced Verification Workshop Dec 18 (Training, Tokyo, Japan) Design Check by STARC Rules Workshop Dec 20 (Training, Aldec-Japan) View all events
Simplified Assertion Adoption with SystemVerilog 2012 VHDL Testbench Techniques that Leapfrog SystemVerilog with Guest Presenter, SynthWorks Hybrid SoC Verification and Validation Platform for Hardware and Software Teams CyberWorkBench: C-based High Level Synthesis and Verification Accelerate SoC Simulation Time of Newer Generation FPGAs View all webinars
A Proven EDA Solutions Provider makes all the difference.Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.
FPGA Vendors SupportSimulation and DebuggingProject ManagementGraphical/Text Design EntryDocumentation HTML/PDF
Aldec Cloud™Assertions/Functional CoverageUVM Transaction DebuggingUVM, OVM and VMMOS-VVM™Code CoverageLinting/Design Analysis
DO-254 Requirements TraceabilityTeam-Based MethodologyTest Results ManagementChange Impact Analysis
HDL Coding StandardsTool Assessment and Qualification ProcessFPGA Level In-Target TestingHDL Detailed Design and Verification