Missed DAC? Aldec to offer Technical Sessions Online June 11 Aldec launches Spec-TRACER™ – Requirements Lifecycle Management for Safety-critical FPGA and ASIC Designs May 20 Aldec @ DAC 2013: Advanced Verification, HW/SW Emulation, SoC/ASIC Prototyping and more May 15 Aldec Israel to Showcase Innovative Functional Verification Solutions at ChipEx2013 in Tel Aviv April 29 Aldec Presents at Military & Aerospace Programmable Logic Devices Symposium (MAPLD) April 08 View all news
VHDL (Basic+Simulation) Training Jun 18 - 19 (Training, Tokyo, Japan) DO-254 Requirements Traceability (Europe) Jun 20 (Webinar, On-line) DO-254 Requirements Traceability Jun 20 (Webinar, On-line) SystemC Japan 2013 Jun 21 (Industry Event, Shin-Yokohama, Japan) Riviera-PRO Advanced Verification Workshop Jun 26 (Training, Tokyo, Japan) View all events
Don't Be Afraid of UVM (UVM for Hardware Designers) Q & A with FAA DO-254 DER Randall Fulton (US) Efficient Verification of Complex FPGA Designs - with Lattice and Aldec Europe Making a Simple, Structured and Efficient VHDL Testbench ARM Cortex SoC Prototyping Platform for Industrial Applications View all webinars
A Proven EDA Solutions Provider makes all the difference.Our promise to deliver leading verification methodologies that support the latest Ianguage standards allows our customers to grow while leveraging evolving technologies.
FPGA Vendors SupportSimulation and DebuggingProject ManagementGraphical/Text Design EntryDocumentation HTML/PDF
Aldec Cloud™Assertions/Functional CoverageUVM Transaction DebuggingUVM, OVM and VMMOS-VVM™Code CoverageLinting/Design Analysis
DO-254 Requirements TraceabilityTeam-Based MethodologyTest Results ManagementChange Impact Analysis
HDL Coding StandardsTool Assessment and Qualification ProcessFPGA Level In-Target TestingHDL Detailed Design and Verification