firstaider

Hardware Emulation

 

Why I see C in SCE-MI

A Hardware Emulation Guide for Non-C Designers
 
The two questions I hear most often while doing presentations about SCE-MI transaction based emulation are “Can we have coffee break?” and “Why do we need a thin C layer between two SystemVerilog tops”?
logo
line
 
Acceleration-Ready UVM  

Doulos Webinar

 

Guest Blog by Doulos CTO, John Aynsley
 
How do you run a UVM-based constrained random verification environment alongside an emulator and get reasonable execution speed? You can find out by attending a free webinar, which will run in multiple time zones on April 13th.
logo
 
   
UVM

UVM Register Layer: The Structure

Creating an anatomically correct model

The UVM register layer models and abstracts registers of a design. It attempts to mirror the design registers by creating a model in the verification testbench. By applying stimulus to the register model, the

   
  logo
   
line
 

In The News/Editorial

 
 
 
 
line
 
May 18 - 20, 2016
 
Designed to provide a comprehensive understanding of DO-254 specification, objectives and requirements for airborne electronic hardware development, and teach efficient, well-proven and compliant methods to enable a faster, easier and more cost-effective path to FAA certification.
 
logo
 
line
 
firstaider  
 
Aldec is a global industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Emulation, Design Rule Checking, Clock Domain Crossing, VIP Transactors, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions.  
   

+1.702.990.4400
sales@aldec.com

www.aldec.com

         
 
Don't want to receive email Updates? Unsubscribe here.

 



Printed version of site: www.aldec.com/jp/aldec_update_040616