Can’t make the webinar? Go ahead and register. You’ll receive a link to view the recording at your convenience.
 
firstaider
  vhdl webinars
Aldec publishes a popular Design and Verification
  
Blog featuring helpful tips authored by our top engineers
  
and guest authors.
  
 
Below are some of the top-viewed and
  
most helpful articles from 2015.
  
   

FPGAs Cross Scale Threshold to Enable True FPGA-based Verification

FPGAs Cross Scale Threshold to Enable True FPGA-based Verification

Guest Blog by Doug Amos, One-Man-Army FPGA Consultant
   
U.V.M. Spells Relief

U.V.M. Spells Relief

Create robust test environments with ease
   
Putting the “Automation” back into EDA

Putting the “Automation” back into EDA

The Pythonic Tonic: Miracle cure or Snake-oil?
   
Xilinx Tcl Store Integrates Aldec Simulators with Vivado IDE

Xilinx Tcl Store Integrates Aldec Simulators with Vivado IDE

App now integrates Active-HDL & Riviera-PRO
   
Warmest wishes for a wonderful holiday season and a happy new year.
Aldec offices will be closed and technical support will be unavailable during the year-end holiday period, December 24, 2015 - January 3, 2016.
   
Scaling the “Internet of Things”

Scaling the “Internet of Things”

With Aldec HES-DVM™
   
Helping FPGA Designers get started with UVM

Helping FPGA Designers get started with UVM

Guest Blog by Doulos CTO, John Aynsley
   
The Problem with CDCs

The Problem with CDCs

And how it affects your DO-254 project
   
line div  
   
firstaider
  
   
Aldec is a global industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions.  
   

+1.702.990.4400
sales@aldec.com

www.aldec.com

        
   
Don't want to receive email Updates? Unsubscribe here.
  

 

Printed version of site: www.aldec.com/en/aldec_update_122215