EE Times: Automatic C-to-VHDL Testbench Generation Shortens FPGA Development Time

Date: 2012/04/11Type: In the News

Automatic C-to-VHDL Testbench Generation Shortens FPGA Development Time EE Times



Printed version of site: www.aldec.com/jp/company/news/2012-04-11/119