OVERVIEW DATASHEET – High Performance AES (Rijndael) cores for FPGA

Overview

These high performance cores from Helion are highly optimised for use in FPGA, and implement the AES (Rijndael) encryption standard, as described in the NIST Federal Information Processing Standard (FIPS) Publication 197 document.

Designed with ultimate flexibility in mind, the cores offer both encryption and decryption functions, plus they support any or all of the available key-sizes (128/192/256-bit). Helion was the very first company in the world to offer commercial AES solutions in hardware back in 2001, and given this head start, our cores are by now extremely well proven in numerous real products. These cores are extremely simple to use, and highly versatile; they can be integrated into any AES design requirement with minimum effort.

Features

- Implements AES (Rijndael) to latest NIST FIPS PUB 197
- Full dynamic support for all AES key sizes (128, 192 and 256-bits)
- Four versions available; user can choose best balance of speed and size for application
- Fastest version supports data rates well in excess of 40Gbps
- Separate cores provided for encryption and decryption
- Roundkey generation can be split out for ultra low gatecount implementations
- All AES operating modes easily implemented (eg. ECB, CBC, OFB, CFB, CTR, CCM, GCM, XTS, OCB)
- Simple external interface
- Highly optimised for use in each individual FPGA technology

Deliverables

- Target specific netlist or fully synthesisable RTL VHDL/Verilog
- VHDL/Verilog simulation model and testbench with FIPS test vectors
- User documentation
The Helion AES core range

Functional Description

The Helion AES cores implement the 128-bit block-size NIST FIPS AES algorithm. The encryptor core accepts a 128-bit plaintext input word, and generates a corresponding 128-bit ciphertext output word using a supplied 128, 192, or 256-bit AES key. The decryptor core provides the reverse function, generating plaintext from supplied ciphertext, using the same AES key as was used for encryption.

The encryption and decryption cores are supplied as standard with hardware roundkey expansion logic included, so that they form a complete stand-alone AES solution, as described above. However, Helion has designed the roundkey expansion logic as a discrete building block; and taking this approach opens up a number of interesting possibilities. For instance, the user can choose to dispense with the hardware roundkey expansion completely, in situations where it is preferable to generate the expanded roundkeys off-line in software, to save both logic resource and power. Or alternatively, roundkey expansion hardware can be shared between multiple encryption/decryption cores, again to lower the required logic real-estate requirements, where this approach is appropriate. These options are unique to Helion; if you would like to learn more about this, or need some background on the AES algorithm and roundkeys, please request our “Full” AES datasheet.

Since AES is being used in so many varied end products, we offer a range of four AES core families, each with different gatecount/speed combinations, so that you can choose the most efficient for your application. We are proud to say that our solutions are class leading in each category.

Core Choice

The choice of core family is very application specific, driven mainly by the data throughput required, and also by the space available in the target FPGA.

The Helion TINY AES cores are designed for ultra-low resource requirements, and throughputs up to the 25Mbps range. These are the very smallest solutions available for use in FPGA.

The Helion STANDARD AES cores offer the ultimate in gate efficiency, and throughputs in the 100 to 500Mbps range. These are the smallest medium data rate solutions available for use in FPGA.

The Helion FAST AES cores go all out for speed, and are usable for data rates up to the 2.5Gbps range. These are the fastest low latency solutions available for use in FPGA.

The Helion GIGA AES cores are designed for ultra high data rates, in excess of 40Gbps. These are the very fastest solutions available in use in FPGA.

The following pages cover our most popular solutions, the STANDARD and FAST cores, in some more detail. If you are more interested in the Helion TINY or GIGA AES cores, please contact Helion for specific literature.
The Helion STANDARD AES cores

The Helion STANDARD AES cores have been carefully designed to require the absolute minimum of logic resource, whilst still maintaining high data throughput capabilities, squarely within the most widely used 100 to 500Mbps band.

The implementation approach taken was to split the 128-bit AES data block into four 32-bit words; each AES round then takes four master clock cycles to process, and all the interfaces (plaintext, ciphertext and key) are a manageable 32-bit width.

The interface provided is very straightforward, and will integrate into any existing system with ease. The core interface signal timing has been designed so that plaintext, ciphertext and AES key ports will talk seamlessly with registers, and all popular styles of FPGA RAMs and FIFOs. Once started, the Helion core handles all of the data and key word access timing without any further user intervention.

The latest logic area, performance figures, and datasheets for the Helion STANDARD AES cores in a range of different technologies are available at [http://www.heliontech.com/aes_std.htm](http://www.heliontech.com/aes_std.htm). Please feel free to contact us should you require further details more specific to your own application or target technology.

If you would like additional information on the Helion STANDARD AES cores, we have a much more detailed datasheet available. This includes specific core interfacing information, additional performance and utilisation figures including decryption, plus some essential background information. If this sounds of interest, we are more than happy to email this out on request.

The Helion FAST AES cores

The Helion FAST AES cores have been carefully designed to achieve the ultimate in data throughput, along with minimum latency. This makes them ideal for applications requiring data rates in the region 500Mbps to 3Gbps, and where feedback is necessary, for example in many of the common Block Cipher modes.

The implementation approach taken was to handle the 128-bit AES data block in one go; each AES round then takes just one master clock cycle to process, and all the interfaces (plaintext, ciphertext and key) are 128-bits wide, which is ideal where high performance is required. Of course, if you do need to interface with narrower data widths in your system, then the additional logic required is trivial.

The interface to the core has been designed to be extremely simple to use, and will integrate seamlessly into any kind of system. The plaintext, ciphertext, and AES keys may be stored in registers, FPGA RAM or FIFOs, and the core can be used with the absolute minimum of effort and additional logic.

The latest logic area, performance figures, and datasheets for the Helion FAST AES cores in a range of different technologies are available at [http://www.heliontech.com/aes_fast.htm](http://www.heliontech.com/aes_fast.htm). Please feel free to contact us should you require further details more specific to your own application or target technology.

If you would like additional details on the Helion FAST AES cores, we have a much more detailed datasheet available. This includes specific core interfacing information, additional performance and utilisation figures including those for the option to expand roundkeys off-line, plus some essential background information. If this sounds of interest, we are more than happy to email this out on request.

Standard and Fast AES core performance and resource requirements

Helion has a long history in high-end FPGA design, and we therefore take great care when implementing our IP cores. As a result they have been designed from the ground up to be highly optimal for each individual FPGA technology - they are not simply based on a synthesised generic RTL ASIC design. The Helion STANDARD and FAST AES cores make use of the architectural features available in each FPGA technology to achieve the highest performance combined with the most efficient logic resource utilisation.

The latest logic area, performance figures, and datasheets for the Helion STANDARD AES cores in a range of different technologies are available at [http://www.heliontech.com/aes_std.htm](http://www.heliontech.com/aes_std.htm). Similar information for the Helion FAST AES core range is available at [http://www.heliontech.com/aes_fast.htm](http://www.heliontech.com/aes_fast.htm). For a broader view of the range of Helion AES core solutions, including some more powerful mode specific solutions, please take a look at our main AES encryption page, which can be found at [http://www.heliontech.com/aes.htm](http://www.heliontech.com/aes.htm).

For more detailed information on this or any of our other products and services, please feel free to contact Helion and we will be pleased to discuss how we can assist with your individual requirements.
Ordering Information

Before ordering it is necessary to decide which of our range of AES cores will best fit your application. Decide between the TINY, STANDARD, FAST and GIGA families, according to data throughput required and logic resource available. Then, determine whether you require encryption cores, decryption cores, or both; this will be determined by your application, as well as the block cipher mode you are planning to use. And finally, decide if you require the Roundkey expansion to be handled by the hardware, and if so, which AES keysizes you would like to use.

If some of these choices are unclear, or you would just like to go over the options, we are always happy to discuss the alternatives and suggest the most viable solutions. More information is also available in our family specific AES datasheets, which are available on request.

<table>
<thead>
<tr>
<th>Base core family</th>
<th>encrypt only</th>
<th>decrypt only</th>
<th>encrypt &amp; decrypt</th>
<th>hardware roundkey expansion</th>
<th>offline roundkey expansion</th>
<th>128-bit keys</th>
<th>192-bit keys</th>
<th>256-bit keys</th>
</tr>
</thead>
<tbody>
<tr>
<td>TINY</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>STANDARD</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>FAST</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>GIGA</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

About Helion

Helion is a long established British company based in Cambridge, England, offering a range of product-proven Data Security silicon IP cores backed up by our highly experienced and professional design service capabilities.

Although we specialise in providing the highest performance data encryption and authentication IP, our interest does not stop there. Unlike broadline IP vendors who try to supply a very diverse range of solutions, being specialists we can offer much more than just the IP core.

For instance, we are pleased to be able to supply up-front expert advice on any security applications which might take advantage of our technology. Many of our customers are adding data security into their existing systems for the first time, and are looking for a little assistance with how best to achieve this. We are pleased to help with suitable advice and support where necessary, and pride ourselves in our highly personal approach.

In addition, our Design Services team have an impressive track record in the development of real security products for our customers; we are proud to have been involved in the design of numerous highly acclaimed security products. This knowledge and experience is fed back into our IP cores, to ensure that they are easy to integrate into real systems, and perform appropriately for real engineering applications.

Helion is also a member of the Xilinx AllianceCORE IP program, the Actel CompanionCore IP program, and a certified Xilinx Xpert consultancy. We therefore take our FPGA implementations very seriously indeed. Our cores have been designed from the ground up to be highly optimal in FPGA designs; they are not simply based on a generic ASIC design like much of the competition.

The Helion AES cores make use of FPGA-specific architectural features; in fact in many cases we build-up custom internal logic structures by hand, in order to achieve the very highest performance and most efficient logic resource utilisation. The benefits of this dedicated approach can be clearly demonstrated by direct comparison between Helion AES cores and the equivalents from other vendors.

More information

For more detailed information on this or any of our other products and services, please contact Helion and we will be pleased to discuss how we can assist with your individual requirements.