DVB-S2 (Digital Video Broadcast - Satellite 2nd Generation) is an ETSI standard of the second generation for digital data transmission via satellites. It was published in 2005, being the first standard of the second generation DVB standards (DVB-S2/-T2/-C2). Because of its capacity-approaching forward error correction, today DVB-S2 is the de-facto standard in satellite communication and other applications. The Creonic DVB-S2 IP core integrates the forward error correction as defined by the standard (including LDPC and BCH decoder).

DVB-S2 Decoder

The Creonic DVB-S2 LDPC and BCH decoder IP core performs forward error correction as defined within the standard, and furthermore includes additional signal processing before and after forward error correction (soft-decision demapping, deinterleaving, descrambling). Key features of the decoder are:

- Soft-Decision demapper, block deinterleaver, LDPC decoder, BCH decoder, and descrambler included.
- Low-power and low-complexity design.
- Frame-to-frame on-the-fly configuration.
- AXI4-Stream handshaking interfaces for seamless integration.
- Design-time configuration of throughput for optimal resource utilization.
- Faster convergence due to layered LDPC decoder architecture.
- Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy.
- Configurable amount of LDPC decoding iterations for trading-off throughput and error correction performance.
- Collection of statistic information (number of modified bits, number of iterations, decode success).
- Available for ASIC and FPGAs (Xilinx, Altera).
DVB-S2 Encoder

The Creonic DVB-S2 LDPC and BCH encoder IP core performs encoding for forward error correction as defined within the standard, and furthermore includes additional signal processing before and after encoding, i.e., interleaving and descrambling. Key features of the encoder are:

- Scrambler, BCH encoder, LDPC encoder, and block interleaver included.
- Low-power and low-complexity design.
- Frame-to-frame on-the-fly configuration.
- AXI4-Stream handshaking interfaces for seamless integration.
- Design-time configuration of throughput for optimal resource utilization.
- Available for ASIC and FPGAs (Xilinx, Altera).

Deliverables

- VHDL source code or synthesized netlist
- HDL simulation models e.g. for Aldec's Riviera-PRO
- VHDL or SystemC testbench
- bit-accurate Matlab, C or C++ simulation model
- comprehensive documentation
About Creonic

Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2, DVB-RCS2, DVB-C2, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information, please visit www.creonic.com.

Contact

Creonic GmbH
Trippstadter Str. 122
67663 Kaiserslautern
Germany

Phone: +49 631 3435 9880
Fax: +49 631 3435 9889
Web: www.creonic.com
E-mail: sales@creonic.com

Twitter: Creonic_IPCores
Facebook: Creonic