Creonic provides IP cores for DVB-S2 demodulation, LDPC/BCH decoding as well as modulation.

DVB-S2X Modulator

The Creonic DVB-S2X high performance modulator performs all tasks of an inner transmitter. The modulator expects BBFrames after mode adaptation as input and performs stream adaptation, FEC encoding, mapping, PL framing and modulation. In addition, the core can perform baseband interpolation and output gain adjustment. The output of the core is designed to be followed by a DAC and RF front end.

Benefits

- Validated against the field-proven Creonic DVB-S2X demodulator and decoder IP cores.
- Easy-to-use mode adaptation input interface.
- Provides interpolated and gain-adjusted ZF baseband signal.
- The modulator contains padder, BB scrambler, BCH encoder, LDPC encoder, bit interleaver, bit mapper, dummy PL frame insertion, PL signalling, pilot insertion, PL scrambler, baseband filter, interpolator, and gain adjustment.
- Can be complemented with the Creonic DVB-CID modulator.
- Low-power and low-complexity design.
- Memory-mapped interface for controlling and for retrieving status information.
- Flexible output interface, which can be driven by an external clock for easy synchronization with DAC.
- Available for ASIC and FPGAs (Xilinx, Intel).

Key Features

- Symbol rate of up to 250 Msymb/s even for 256-APSK.

Features

- Compliant with DVB-S2 and DVB-S2X
- Supports ACM, CCM, and VCM modes
- Support for short and normal frames (16,200 bits and 64,800 bits)
- Support for QPSK to 256-APSK, VLSNR modes on request

Applications

- Satellite communication
  – Digital Video Broadcasting
  – Interactive Services
  – Professional Services
  – News Gathering

Deliverables

- VHDL source code or synthesized netlist
- HDL simulation models
- Bit-accurate Matlab, C or C++ simulation model
- Comprehensive documentation
The following figure gives an overview of all components that are part of the DVB-S2X Modulator IP core.
DVB-S2X Transmitter and Receiver Product Brief

DVB-S2X Demodulator

The Creonic DVB-S2X high performance demodulator performs all tasks of an inner receiver. The demodulator expects the quantized, complex baseband samples from an analog-digital-converter (ADC) and recovers timing, frequency and phase of the complex mapped symbols. In addition, the core handles PL frame recovery and PL de-framing. The output of the demodulator perfectly fits the Creonic DVB-S2X forward error correction IP core that implements LDPC and BCH decoding.

Benefits

- Validated against 3rd party DVB-S2X modulators.
- Contains radio interface, decimator, timing recovery, equalizer, frame acquisition, and carrier recovery.
- Performs and supports spectrum inversion, DC offset correction, I/Q imbalance correction, decimation, coarse frequency estimation, timing recovery, matched filtering, downsampling, frame synchronization, PL de-scrambling, fine frequency correction, phase correction, automatic gain control, and PL deframing.
- Low-power and low-complexity design.
- On-the-fly configuration.
- AXI4-Lite interface for controlling the core and for retrieving status information.
- Very fast synchronization due to different sets of filter coefficients for acquisition and tracking mode.
- Configurable interrupts and output of synchronization status information.
- Perfectly fits to the Creonic DVB-S2X LDPC/BCH decoder.
- Available for ASIC and FPGAs (Xilinx, Intel).

Features

- Compliant with DVB-S2 and DVB-S2X
- Supports ACM, CCM, and VCM modes
- Support for short and long blocks (16,200 bits and 64,800 bits)
- Support for QPSK to 256-APSK, VLSNR modes on request.
- Output of XFECFRAMEs for further processing by the Creonic FEC decoder.

Applications

- Satellite communication
  - Digital Video Broadcasting
  - Interactive Services
  - Professional Services
  - News Gathering

Deliverables

- VHDL source code or synthesized netlist
- HDL simulation models
- Bit-accurate Matlab, C or C++ simulation model
- Comprehensive documentation
The following figure gives an overview of all components that are part of the DVB-S2X Demodulator IP core:
DVB-S2X LDPC/BCH Decoder

The Creonic DVB-S2X decoder is a silicon-proven, scalable solution that allows for symbol rates of up to 100 Msymb/s on state-of-the-art FPGAs.

Benefits

- Validated against 3rd party DVB-S2X modulators.
- Silicon-proven IP core.
- Based on industry-proven design for DVB-S2.
- Soft-Decision demapper, block deinterleaver, LDPC decoder, BCH decoder, and descrambler included.
- Low-power and low-complexity design.
- Frame-to-frame on-the-fly configuration.
- Design-time configuration of throughput for optimal resource utilization.
- Faster convergence due to layered LDPC decoder architecture.
- Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy.
- Configurable amount of LDPC decoding iterations for trading-off throughput and error correction performance with on-the-fly selection in ACM/VCM modes.
- Collection of statistics (error rates, average number of iterations, signal-to-noise ratio (SNR)).
- Available for ASIC and FPGAs (Xilinx, Intel).

Key Features

- Signal-to-noise ratio ranges from -9.6 to 19.8 dB.
- Throughput of up to 100 MSymb/s even for 256-APSK.

Features

- Compliant with DVB-S2 and DVB-S2X
- Support for decoding of BBFRAMEs
- Support for ACM, CCM, and VCM
- Support for very low SNR modes (VLSNR) with SNRs below -9 dB.
- Support for short, medium, and normal frames (16 200 bits, 32 400 and 64 800 bits)
- Support for BPSK, QPSK, 8-PSK, 16-APSK, 32-APSK, 64-APSK, 128-APSK, and 256-APSK

Applications

- Satellite communication
- Applications with highest demands on forward error correction
- Applications with the need for a wide range of code rates (1/10 to 9/10)

Deliverables

- VHDL source code or netlist
- HDL simulation models
- VHDL or SystemC testbench
- bit-accurate Matlab, C or C++ simulation model
- comprehensive documentation
The following figure gives an overview of all components that are part of the DVB-S2X LDPC/BCH decoder IP core:

![Diagram of DVB-S2X LDPC/BCH decoder IP core]

**Related Products**

- **DVB-S2 LDPC and BCH Decoder**
- **DVB-CID Modulator**
- **DVB-RCS2 Turbo Decoder**
- **DVB-RCS Turbo Decoder**
- **DVB-C2 LDPC and BCH Decoder**

**About Creonic**

Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at [www.creonic.com](http://www.creonic.com).

**Contact**

<table>
<thead>
<tr>
<th>Creonic GmbH</th>
<th>Phone: +49 631 3435 9880</th>
<th>Twitter: Creonic_IPCores</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bahnhofstr. 26-28</td>
<td>Fax: +49 631 3435 9889</td>
<td>Facebook: Creonic</td>
</tr>
<tr>
<td>67655 Kaiserslautern</td>
<td>Web: <a href="http://www.creonic.com">www.creonic.com</a></td>
<td>LinkedIn Creonic</td>
</tr>
<tr>
<td>Germany</td>
<td>E-mail: <a href="mailto:sales@creonic.com">sales@creonic.com</a></td>
<td></td>
</tr>
</tbody>
</table>