





#### **Who Should Attend:**

Hardware Design Engineers Verification Engineers Quality Assurance Engineers/Mgrs Project/Program Managers

#### Fast Track To UVM

3-Day Training Seminar

#### ○ Course Overview:

3-day intensive Universal Verification Methodology (UVM) training, created for HDL designers with solid working knowledge of SystemVerilog design.

This training provides attendees the solid background and practical experience required to create their first UVM test environments. Items such as transactions, sequences, drivers, sequencers, monitors, agents, tests, etc. are explained in detail. Advanced concepts are also introduced to facilitate further education, along with hands-on exercises.

#### ODAY 1

UVM Background
UVM High-Level Overview

#### -○ DAY 2

Managing UVM Verification Environment Building Verification Components

#### ODAY 3

Using UVM Advanced Features Overview

## Seating is limited.

Register today at www.aldec.com/events.

\$1995 3-day course registration.

For more info, please call **702.990.4400** or email **training@aldec.com**.

ALDEC THE DESIGN VERIFICATION COMPANY

2012 Schedule

Dallas, TX Sept 18-20

Irvine, CA Oct 2-4

Tempe, AZ Oct 16-18

## 3-Day 'Fast Track to UVM' Training Seminar

Dallas, TX

Sept 18-20, 2012

Irvine, CA
Oct 2-4, 2012

**Tempe,** AZ *Oct 16-18, 2012* 

#### DAY 1 AGENDA

#### **○UVM Background:**

- · Object Oriented Programming
- Transaction-Level Modeling
- · Constrained Random Stimulus
- Functional Coverage

#### -○ High-Level UVM Overview:

- High-Level UVM Overview
- Verification Components
- Data Items
- Environments, Tests and Top Level
- UVM Classes
- Factory
- Phases

#### DAY 2 AGENDA

#### ── Managing UVM Verification Environment:

- Navigating UVM class hierarchy
- Factory and Configuration Database

#### Building Verification Components:

- · Data Items and Sequencers
- Connecting TLM Components with DUT (Virtual Interfaces)
- Drivers, Monitors, Agents, etc.
- Instantiating and Connecting Components
- Creating Environments and Tests
- Tying Loose Ends: Top-Level Module

#### DAY 3 AGENDA

#### **○** Using UVM:

- · Building Test Class
- Virtual Sequences
- Scoreboards
- · Implementing Coverage Model

# Advanced FeaturesOverview:

- Register Layer
- Using Factory
- Callbacks
- Sequence Library
- Command Line Control

### Seating is limited. Register today at www.aldec.com/events.

For more info, call **702.990.4400** or email **training@aldec.com**.



**About Trainer:** Jerry Kaczynski, Aldec Research Engineer Jerry possesses 20+ years experience in HDL language & tool training, technical writing, application and research engineering. He is an IEEE and Accellera committee member, involved in the development of industry standards for VHDL, Verilog, PSL, SystemC & SystemVerilog.



#### **Get Ahead... with Training Events from Aldec**

www.aldec.com/training

Increase your productivity and enhance your skills by attending an Aldec Training Event. In today's competitive atmosphere, the ability to adopt new technology quickly and reduce design time cycles is key. Aldec's in-house trainers and training partners offer a number of excellent training opportunities:

**SEMINARS** With smaller class sizes and hands-on practical training, these courses were designed to get attendees up to speed quickly – saving time and money.

**WEBINARS** Aldec offers convenient Webinars designed for the busy engineer to get ahead in less than one hour. Live Aldec webinars offer interaction with leading industry experts and Q&A sessions. Recorded webinars are also available to view online anytime.