White Papers

-OR-
Reset

Results

Name Products Type Action
TySOM-1-7Z030 Overview    
The TySOM-1-7Z030 is a Zynq-7000 development kit intended to provide users with the ability to develop hardware and software applications for the Zynq-7000 SoC. The TySOM-1-7Z030 comes equipped with many great features and peripherals including the Zynq-7000 SoC, multimedia peripheral connections, and communication interfaces.
TySOM White Papers
TySOM-1-7Z030 Technical Specification    
TySOM-1-7Z030 Overview, Block Diagram, Interfaces, Programming, Power, Optional Accessories, etc.
TySOM White Papers
TySOM-2-7Z045 Technical Specification   
TySOM-2-7Z045 Overview, Block Diagram, Interfaces, Programming, Power, Optional Accessories, etc.
TySOM White Papers
Using FPGA Based Simulation Acceleration in Typical ASIC Design Flow   
Abstract: Typical ASIC front-end and back-end implementation process involves HDL simulation as a method of verifying design netlist functionality at each stage of the flow. Although HDL simulation is considered accurate it suffers from very low execution speed.Aldec provides the DVM software that allows reusing your existing FPGA prototyping board as a platform for hardware acceleration of HDL simulation.
Active-HDL White Papers
Using FPGA Prototyping Board as an SoC Verification and Integration Platform   
Abstract: Size of new designs has grown so much that it easily allows creation of the entire system containing microprocessor unit and peripherals on one chip. Verification of such designs can no longer rely on software only, since simulation of MPU does not allow fast enough testing of application software and formal tools handle system hardware only. The use of FPGA-based prototyping boards creates fast and economical solution to this problem. This paper presents one practical implementation of Prototyping Board Verification and Integration Platform.
Active-HDL White Papers
Using Plots for HDL Debugging as a Powerful Alternative to Traditional Waveforms   
The most commonly used approach to analyzing objects in an HDL design, is based on the well-known digital waveforms available with any commercial simulator today. Such a time domain representation of data with respect to time, allows verifying many parameters of a designed digital system, but it may not be efficient for applications such as image processing, digital filter design, embedded system design, and others. This document presents Plot, a new solution for a graph-based analysis of HDL objects, correlations between them, and a number of practical applications for it.
Riviera-PRO White Papers
Vector Implementation of Integer Arithmetic in VHDL   
Digital circuit designer very frequently faces the dilemma: how to implement arithmetic operations in his or her design. This article presets balanced solutions that provides high level of functionality and maintains decent readability of the code.
Active-HDL White Papers
Verification of Ethernet Designs with SCE-MI based Aldec Emulator   
Abstract: This white paper presents how to use modern verification techniques for advanced ASIC and SoC designs. Network based application has been selected for this study as a real life design project. Verification process will be performed using Aldec hardware emulation system called HES with transaction based SCE-MI interface used for testing activities. The key objective is to perform the verification of the Ethernet Network Switch with real data delivered directly from Ethernet network in very limited time assigned for verification setup process.
HES-DVM, HES-7 White Papers
Verification of Multirate Systems with Multiple Digital Blocks   
Modern RF system designs require extensive digital signal processing and flexibility to fulfill the current and coming standards. Systematically growing set of functions implemented on SoC pushes system architects and hardware designers to look for methodologies, which would enable efficient co-design and co-verification. In this paper, we will be discussing the challenges associated with simulating multirate system-level designs that include multiple digital blocks.
Riviera-PRO White Papers
Virtual Modeling with Aldec and Imperas   
Abstract: Virtual platforms play a significant role in system level development, but they require the speed that emulation systems provide for hardware/software co-verification. This white paper describes a high performance virtual modeling solution achieved by integrating Aldec’s Transaction Level Emulation System with Imperas’ OVP™ (Open Virtual Platforms) and OVPsim™ (OVP simulator). Hardware and Software design teams are now able to simulate and debug virtual models of processors, memories and peripherals while the rest of the system resides in the emulator board running at MHz clock speeds.
HES-DVM, HES-7 White Papers
Xilinx Zynq-based Development Platform for ADAS    
ADAS is an essential step between initial DA (Driver Assistance) systems and fully autonomous cars capable of driving without human guidance. Aldec provides an FPGA-based development platform powered by Xilinx Zynq-7000 SoC/FPGA heterogeneous technology, as well as a set of ADAS-class reference designs for rapid development of current and next-generation ADAS solutions for the automotive market.
Riviera-PRO, TySOM White Papers
51 results (page 3/3)
Ask Us a Question
x

Ask Us a Question

x
Captcha ImageReload Captcha
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us using Feedback form.